Correlated Power Noise Generator as a Low Costs DPA Countermeasures to Secure Hardware AES Cipher - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

Correlated Power Noise Generator as a Low Costs DPA Countermeasures to Secure Hardware AES Cipher

Résumé

To secure cryptography hardware implementation many works are focusing on side-channels attacks. For such attacks, several different countermeasures can be done at different levels abstraction. But all published countermeasures lead to a significant area and power consumption overhead. In this paper, we present a new countermeasure against DPA attack which also leads to very small implementation compared to existing countermeasures such as the most used: masking schemes. The proposed approach is to use a correlated power noise generator to remove the design power correlation with the secret key. Its efficiency is proved with a practical DPA attack realization on Actel Fusion FLASH FPGA and Xilinx Virtex 4 SRAM FPGA. With the proposed countermeasure, the full 128- bits AES implementation on Xilinx Virtex 4 has a smaller area overhead (12.78 times less) than masking scheme countermeasure.
Fichier principal
Vignette du fichier
PID1040457.pdf (1.87 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00679934 , version 1 (16-03-2012)

Identifiants

  • HAL Id : hal-00679934 , version 1

Citer

Najeh Masmoudi Kamoun, Lilian Bossuet, Adel Ghazel. Correlated Power Noise Generator as a Low Costs DPA Countermeasures to Secure Hardware AES Cipher. Proceeding of the 3rd IEEE International Conference on Signals, Circuits and Systems, SCS 2009, pp. 1-6, Djerba, Tunisa, November 2009., Nov 2009, Tunisia. pp.1-6. ⟨hal-00679934⟩
159 Consultations
442 Téléchargements

Partager

Gmail Facebook X LinkedIn More