Eliminating speed penalty in ECC protected memories - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Eliminating speed penalty in ECC protected memories

Résumé

Drastic device shrinking, power supply reduction, increasing complexity and increasing operating speeds that accompanying technology scaling have reduced the reliability of nowadays ICs. The reliability of embedded memories is affected by particle strikes (soft errors), very low voltage operating modes, PVT variability, EMI and accelerated circuit aging. Error correcting codes (ECC) is an efficient mean for protecting memories against failures. A major issue with ECC is the speed penalty induced by the encoding and decoding circuits. In this paper we present an effective approach for eliminating this penalty and we demonstrate its efficiency in the case of an advanced reconfigurable OFDM modulator).
Fichier non déposé

Dates et versions

hal-00671366 , version 1 (17-02-2012)

Identifiants

  • HAL Id : hal-00671366 , version 1

Citer

M. Nicolaidis, T. Bonnoit, Nacer-Eddine Zergainoh. Eliminating speed penalty in ECC protected memories. Design Automation and Test in Europe Conference (DATE'11), Mar 2011, Grenoble, France. pp.1-6. ⟨hal-00671366⟩

Collections

UGA CNRS TIMA
95 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More