Understanding the Failure Mechanisms of Protection Diodes During System Level ESD: Toward Repetitive Stresses Robustness
Marianne Diatta, David Trémouilles, Emilien Bouyssou, Raphaël Perdreau, Christine Anceau, Marise Bafleur

To cite this version:
Understanding the failure mechanisms of protection diodes during system level ESD: towards repetitive stresses robustness

M. Diatta, D. Trémouilles, E. Bouyssou, R. Perdreau, C. Anceau and M. Bafleur

Abstract—In electronic systems the ever-increasing level of integration is paced by component scaling. Consequently, system level protection improvements in electrostatic discharge (ESD) reliability during a device’s lifetime is mandatory. To this end we have investigated bidirectional system level ESD protection diodes that have been subjected to repetitive HMM stresses. Our goal was to develop robust ESD components by understanding the physical and electrical behaviors of components after multiple ESD surges. In this paper, three ESD-induced failure modes of protection devices are demonstrated and analyzed in terms of severity: charge trapping in the silicon-oxide interface, metallic diffusion towards the contacts and melted filaments in the silicon bulk at the junction periphery.

Index Terms—Electrostatic Discharge (ESD), Failure Mechanisms, Protection diode, System level.

I. INTRODUCTION

Electronic devices become more and more portable as components dimensions scale down. Hence, for the robustness of electronic systems such as in automotive or hand help applications, efficient ElectroStatic Discharge (ESD) protection devices are greatly desirable. The challenge of adopting new and more stringent reliability test conditions is essential to provide improved robustness regarding the various type of aggressions the device will encounter in the real world. For a single ESD pulse, typical failure mechanisms are well understood especially for Human Body Model (HBM) or Transmission Line Pulsing (TLP) type of stress [1] [2], but almost no study is available for system level and repeated ESD stresses [3] [4] [5].

This work is aimed at further understanding failure mechanisms of ESD protection diodes subjected to system level ESD stresses. We identified the degradation mechanisms so as to design a reliable protection diode with improved robustness and able to sustain at least 1000 ESD stresses over the product lifetime.

The studied devices and the applied ESD stress are presented in section II. In section III, single and cumulative stresses robustness are compared for different device geometries. Finally, failure mechanisms are identified and their severity analyzed and compared.

II. STRUCTURES UNDER STUDY AND APPLIED ESD STRESS

A. Studied Devices

The investigations have been carried out on two protection structures: “Lateral” and “Surrounded” back-to-back diodes dedicated to system level ESD protection (Fig. 1).

The same P type substrate is used to build both diodes. In/Out and Ground junctions have the same N+ doping profile (Fig. 2). The diodes have a breakdown voltage of about 16V.

For both positive and negative ESD current stresses, one diode is forward biased whereas the other one operate in reverse mode. Neither snapback nor any bipolar effect is observed due to the large distance separating the diode’s junctions (>30µm). However, conductivity modulation induced by the forward biased diode helps reducing the on-resistance of the whole device.

To investigate the impact of device shrinking on its ESD robustness, the distance D separating In/Out and Ground junctions is varied from 35µm to 65µm for “surrounded” diodes and from 65µm to 130µm for “lateral” diodes.

Fig. 1. Top view of “surrounded” (left) and “lateral” (right) back-to-back diodes. These naming, “lateral” and “surrounded” is related to the rectangular and circular geometry of the ground junction.

Fig. 2: 2D cross section of “lateral” and “surrounded” back-to-back diodes. The visualization is done through the dashed line in Fig. 1.

Positive stresses are the most stressful for the device because the smallest junction is reversed biased in this configuration. Indeed the reversed biased junctions locally develop hot spots in the device during ESD stress due to avalanche generation. Furthermore, the surface of the ground
juncture being much larger than the one of the I/O junction (Fig. 1), the current density in the I/O junction is much higher than in the ground junction. It results that these devices are weaker for positive stress configuration. This was experimentally evidenced and for this reason we will only consider positive stresses in this paper.

B. Test Setup

The ESD robustness of the studied devices is tested by applying a current pulse with a generator compliant to IEC61000-4-2 standard. This standard is intended to simulate a person discharging into a device while holding a metallic tool. Basically the discharge is modelled by a 150 pF capacitance discharging through a 330 Ω resistor [6]-[7]. IEC 61000-4-2 is designed to guarantee the immunity of electronic systems to ESD. However, although its application is not adapted to integrated circuits, this is an increasing request from system designers. To extend the application of IEC 61000-4-2 to integrated circuits and ensure a reliable measurement method, a standard practice was proposed by ESDA: the Human Metal Model (HMM) that reproduces the IEC 61000-4-2 waveform that simulates the discharge of a person through a metallic tool.

To overcome the issue of non reproducible results with ESD guns, an alternative method was proposed to generate IEC pulse waveforms with a 50 Ω transmission line tester [1]. In this work, the Barth 4702IEC-50 test system is used to deliver HMM pulses up to 30 kV according to the IEC 61000-4-2 standard and following ESDA HMM recommendations.

To define the ESD stress level for repetitive testing, structures under study are electrically characterized between I/O junction and Ground. In this paper, measurement are carried out with an IEC gun tester on packaged devices mounted on a Printed Circuit Board (PCB) with 50 Ω traces which was provided by the customer.

III. SINGLE AND REPETITIVE ESD ROBUSTNESS COMPARISON

In this section, we demonstrate that protection devices can be weaker when stressed with multiple surges [8]. Furthermore, “lateral” and “surrounded” structures present different behaviors, which allows suspecting two distinct failure mechanisms.

In the following, HMM single ESD robustness is actually defined as the pass/fail results of three positive pulses followed by three negative ones applied to the device under test.

The single ESD robustness level is defined as a guaranteed maximum ESD voltage the device can survive without any change of its low-current static DC I-V characteristic.

After each series of pulses, the low-current static DC I-V characteristic of the component is monitored and compared to the initial one. If the component passes the test, ESD pulse voltage is incremented until an electrical failure is detected.

The number of three pulses is chosen to minimize the repetition of stresses to the device during a single ESD robustness characterization. This choice was made to clearly differentiate single from repetitive robustness test method. Nevertheless, our investigation showed that despite the rather short series of pulses (e.g. below 5 pulses), the device degradation is always observed during the first pulse. The remaining pulses are actually applied to guarantee that the device under test effectively sees the selected ESD current level. This is to overcome any tester malfunction issues, even if such problem was not identified with the testers used in this study.

On Fig. 3, the results of ESD robustness obtained using HMM and IEC testers are compared in order to illustrate the measurement correlation. It has to be noticed that there is a good correlation of the ESD robustness between packaged devices tested with an IEC gun and with a Barth 4702IEC-50 testers. We also observed an excellent agreement between devices tested at wafer level and packaged ones using the Barth tester. Nevertheless it is worth underlining that any general and universal correlation law could be defined from these results.

In Fig. 4, single stress ESD robustness is reported in a Box Plot graph [9]. Medians, represented by dashes inside the boxes, correspond to the middle-value of the dataset. 17 devices were tested for each distance. In summary, reducing the structure dimensions (smaller D distance) results in lower ESD performances. This impact is much more significant for “lateral” structures that have larger D distances than the “surrounded” ones. Indeed, their ESD robustness varies from about 18kV for the largest D down to 11kV for the shortest one.
It has to be noticed that the studied devices failed for an HMM voltage higher than 9kV. As a result, the failure level of these devices cannot be assessed with typical and broadly available HBM, CDM or TLP test equipments that would not deliver enough current nor discharge energy compared to system-HBM (HMM) stress. This is the main reason that motivated the use of HMM stress type, which is compliant with the stress levels required for our application.

Repetitive robustness testing consists in applying at 1 Hz frequency an ESD pulse whose voltage $V_{ESD}$ is lower than the single ESD robustness level. To characterize components in a repetitive mode, three different stress levels, respectively at 70%, 80% and 90% of the single ESD robustness median values, were used in this study and are summarized in the tables below.

Table I: Summary of ESD robustness measured for: a) “lateral” diodes and b) “surrounded” diodes. Minimum, median and maximum are given in order to show the scattering of single-ESD-measurement-results. This is important to choose an appropriate repetitive stress level in order to investigate on failure mechanisms that are independent of the single ESD stress ones and thus specific to the repetitive stress mode.

a) “Lateral” diodes

<table>
<thead>
<tr>
<th>Distance (µm)</th>
<th>65</th>
<th>85</th>
<th>105</th>
<th>115</th>
<th>120</th>
<th>130</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min Robustness (kV)</td>
<td>9.5</td>
<td>13</td>
<td>15</td>
<td>16</td>
<td>16.5</td>
<td>16</td>
</tr>
<tr>
<td>Median (kV)</td>
<td>10.5</td>
<td>13.7</td>
<td>15.5</td>
<td>17</td>
<td>17.2</td>
<td>17.5</td>
</tr>
<tr>
<td>Max Robustness (kV)</td>
<td>12.5</td>
<td>15.5</td>
<td>16.5</td>
<td>17.5</td>
<td>18.5</td>
<td>19.5</td>
</tr>
<tr>
<td>70% Median (kV)</td>
<td>7.3</td>
<td>9.6</td>
<td>10.8</td>
<td>11.9</td>
<td>12.1</td>
<td>12.2</td>
</tr>
<tr>
<td>80% Median (kV)</td>
<td>8.4</td>
<td>11</td>
<td>12.4</td>
<td>13.6</td>
<td>13.8</td>
<td>14</td>
</tr>
<tr>
<td>90% Median (kV)</td>
<td>9.4</td>
<td>12.3</td>
<td>13.9</td>
<td>15.3</td>
<td>15.5</td>
<td>15.7</td>
</tr>
</tbody>
</table>

b) “Surrounded” diodes

<table>
<thead>
<tr>
<th>Distance (µm)</th>
<th>35</th>
<th>45</th>
<th>55</th>
<th>65</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min Robustness (kV)</td>
<td>10.5</td>
<td>10</td>
<td>10.5</td>
<td>10.5</td>
</tr>
<tr>
<td>Median (kV)</td>
<td>10.5</td>
<td>10.5</td>
<td>11</td>
<td>11.5</td>
</tr>
<tr>
<td>Max Robustness (kV)</td>
<td>11</td>
<td>11</td>
<td>11.5</td>
<td>12.5</td>
</tr>
<tr>
<td>70% Median (kV)</td>
<td>7.4</td>
<td>7.4</td>
<td>7.7</td>
<td>8</td>
</tr>
</tbody>
</table>

The number of pulses required to degrade the protection diodes is reported in Fig. 5 as a function of the geometry and ESD stress levels. The robustness in a repetitive stress mode is improved with distance D for “surrounded” diode, whereas for “lateral” one, increasing D leads to an overall decrease in the repetitive robustness.

The “lateral” components with 65µm, 85µm and 130µm distances stressed at 90% of their single robustness failed with a low number of pulses compared to the other devices (Fig. 4). This has to be related to the spreading of the single-stress robustness results (Table. 1). The spreading is indeed relatively important for these devices which mean that several devices repetitively stressed at 90% of the median are actually degraded in a single-stress way. Given this dispersion, the “lateral” devices characterized in repetitive mode at 90% of their median single-stress robustness are actually failing in both failure modes (single and repetitive) thus making the results difficult to interpret in a straightforward way.

To summarize, on the one hand, at 90% of the median, all “surrounded” and “lateral” diodes have been degraded by less than 1000 stresses. On the other hand, almost all kinds of diodes are robust to more than 1000 stresses when the repetitive stress level is chosen at 70% of the median.

In order to discriminate and understand the repetitive failure mechanism based on failure analysis, it is important to select an ESD stress level where results would be meaningful. Consequently, a failure analysis was carried out on “surrounded” devices stressed at 90% of single ESD robustness level since at 70% and 80% no electrical degradation was observed after 1000 stresses. For “lateral” diodes, the devices stressed at 80% of the median were selected. Indeed, for this devices, almost no electrical degradation was observed at 70% of the median and at stress...
level at 90% of the median, the failure level is within the scattering of single stress robustness levels, which would not allow discriminating whether the devices failed in a repetitive or single stress mode.

IV. DISCUSSION

As shown previously, failure mechanisms of protection devices against system level ESD stress including repetitive stress appear to depend on device geometry. We have actually identified three distinct failure modes of different severity detailed in the following sections. First, repetitive ESD surges generate charge traps at the silicon oxide interface, which increases the leakage current in a reversible way. The second failure mode is particularly related to devices presenting an inhomogeneous current distribution, such as “lateral” diode, that can suffer of metallic spiking into the contact. The last common observed fatal failure is independent of the diode structures and corresponds to a melted filament at the junction periphery in the silicon bulk. Details of the failure mechanisms of each structure are described hereafter.

A. Physical Mechanisms

In “lateral” diodes, repetitive ESD stress induces multiple melted points due to metal spiking located at the shorter distance between I/O and ground and close to the I/O junction contact opening (Fig. 6). In contrast, in “surrounded” diodes, a unique melted filament is observed at the junction periphery (Fig. 7). We should notice that both failures are generated deep into the bulk of the substrate.

![Fig. 6. Failure decoration using “Wright etch” [10] technique, followed by SEM inspection for “lateral” bidirectional ESD protection diodes with a D=105 µm. Note that all other distance presents the same failure characteristic for “lateral”-geometry diodes.](image)

An inhomogeneous current distribution resulting from the ground position for the “lateral” diode is suspected to induce metal diffusions at the contact opening during cumulative ESD stresses. However, the fatal degradation occurs thermally when the I/O junction reaches locally the silicon-melting temperature.

“Surrounded” diodes present a uniform current distribution due to the uniform distance between I/O and ground diffusions [11]. This physical behavior results in a better reliability toward repetitive ESD surges compared to “lateral” components.

![Fig. 7. Failure localization and visualization by chemical decoration followed by SEM inspection for "surrounded" bidirectional ESD protection diodes.](image)

B. Electrical Mechanisms

Fatal failure induces more than two decades increase in leakage current and a drastic reduction of the breakdown voltage. However, during pulses repetition, we also observed an increase of the leakage current that is activated by charge trapping at the silicon-oxide interface [12]. In the following, it is demonstrated that melted points, melted filament and the small rise of leakage current are three phenomena independent from each other. By analyzing the localization of melted-points with regard to the junction, we investigated the influence of physical failures on the initial DC I-V characteristic.

On Fig. 8 DC I-V characteristics show a relatively slight increase of the leakage current compared to a fresh device [13].

After ESD surges, a thermal treatment of the device at 125 °C during 24 h reveals that the leakage current increase induced by ESD can be cured, thus demonstrating that this type of degradation is reversible.

It might be surprising to observe a lower leakage current after annealing than before any stress. This is however expectable as the fabrication process itself creates charge traps at the silicon-oxide interface leading to some level of leakage current. These traps states related to fabrication are also cured by the thermal treatment, thus resulting in a leakage current which is lower than the fresh devices one.

The small electrical degradation during repetitive stress corresponds to a raise of the leakage current lower than two decades. Moreover, no dependence of this current increase with the distance D has been identified. In fact, if not related to a fatal degradation, the leakage current increase varies in a random way for each device. In Fig. 8, a “surrounded” 55µm and “lateral” 115µm diode subjected to 200 repeated pulses have been selected to illustrate this behavior.
In addition, chemical decoration of the defects was performed on the “lateral” 115µm diode and the “surrounded” 55µm component both electrically degraded and thermally cured as described in the previous paragraph. Identical electrical signatures are observed before and after annealing (Fig.8 left and Fig.6). Therefore, no correlation exists between static DC I-V characteristic evolution and melted points, thus appearing as two totally uncorrelated phenomena.

For the “surrounded” diode, a failure analysis was carried out before reaching a fatal electrical degradation: no surface defects are visible (Fig.9 right) despite the leakage current increase. This complementary result strengthened the fact that DC I-V characteristic evolution and melted filaments are not directly related. Therefore, the fluctuation of the leakage current for a fresh device, before and after annealing can be attributed to oxide charge (de)trapping.

C. Impact of the D distance

The electrical and physical observations made in the previous sections show that repetitive robustness of “lateral” diodes is reduced when increasing D whereas single stress robustness is improved. This is related to the two different failure modes taking place during single-stress and repetitive-stress.

For single stress the failure of all devices is related to local silicon melting at the P-N junction. This indicates that current crowding leading to localized overheating and formation of a thermal hot spot in the region of highest electric field is the root cause of the observed degradation. Increasing D distance improves the current uniformity, which delays the onset of thermal runaway and consequently increases the single-stress robustness.

For repetitive-stress on “lateral” device, the failure mechanism is different and is related to electromigration of the metallic contact induced by high currents densities. Increasing D distance, while being favorable to delay the onset of thermal runaway at the junction, also results in an increased series resistance of the device and consequently to an increase of the total power dissipated at a given current level. This increased power dissipation generates a higher joule heating, which accelerates the metal spiking at the contact opening and thus induces a decreased repetitive robustness with increased D distance.

V. CONCLUSION

The device geometry of the protection has an influence on failure mechanism related to multiple ESD stresses. Depending on the involved degradation process, long-term robustness may or may not be affected. To summarize three different degradation modes are identified which have different severity levels:

- Melted filament at the junction corresponds to the standard and catastrophic failure, which induces a large and irreversible leakage current increase. This is the failure always observed for single pulse stress degradation.
- Oxide charge trapping induces an increased leakage current. This degradation is reversible and the rise of the leakage current may not have any impact depending on application.
- Contact metal spiking, which does not affect leakage current at the beginning of the failure mechanism, induces the formation of metal filament. However, with cumulated stresses, it results in a fatal device failure suspected to be related to a higher focalization of the discharge current into the spiking area leading to higher local heating and accelerated spiking progress through an electromigration phenomenon.[14]. This failure mechanism should be avoided in protection structure as they really reduce the long-term device robustness.

REFERENCES


