G. A. Pratt and J. Nguyen, Distributed synchronous clocking, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.3, pp.314-328, 1995.
DOI : 10.1109/71.372779

V. Gutnik and A. P. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE Journal of Solid-State Circuits, vol.35, issue.11, pp.1553-1560, 2000.
DOI : 10.1109/4.881199
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.434

E. G. Friedman, Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSI, IEEE Journal of Solid-State Circuits, vol.21, issue.2, pp.240-246, 1986.
DOI : 10.1109/JSSC.1986.1052510

M. Saint-laurent and M. Swaminathan, A multi-PLL clock distribution architecture for gigascale integration, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems, pp.30-35, 2001.
DOI : 10.1109/IWV.2001.923136

Y. Xiaoji, L. Peng, Z. Min, and R. Panda, Scalable Analysis of Mesh- Based Clock Distribution Networks Using Application-Specific Reduced Order Modeling, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.29, pp.1342-1353, 2010.

J. M. Akre, J. Juillard, S. Olaru, and D. Galayko, Determination of the Behavior of Self-Sampled Digital Phase-Locked Loops, pp.1089-1092, 2010.

C. S. Banyasz and L. Keviczky, A New Gap Metric for Robustness Measure and Regulator Design, 17th IEEE Mediterranean Conference on Control and Automation (MED '09), 2009.