Memory System for a Dynamically Adaptable Pixel Stream Architecture - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Memory System for a Dynamically Adaptable Pixel Stream Architecture

Résumé

Nowadays, embedded vision systems have to face new hard requirements involved by modern applications: realtime processing of high resolution images issued by multiple image sensors. Recently, a new adaptable ring-based interconnection network on chip has been proposed. Based on adaptive datapath, it allows handling of multiple parallel pixel streams. In this paper, we present a new hierarchical memory system proposed for this adaptable ring-based architecture. The design of its different levels is discussed and we show how the memory system adapts dynamically with respect to the datapath and data access management in the interconnection network. We also present the timing performance and area occupation measured on an FPGA prototype.
Fichier principal
Vignette du fichier
10_FPL.pdf (1.06 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00622488 , version 1 (21-06-2013)

Identifiants

  • HAL Id : hal-00622488 , version 1

Citer

Nicolas Ngan, Geoffroy Marpeaux, Eva Dokladalova, Mohamed Akil, Fançois Contou-Carrère. Memory System for a Dynamically Adaptable Pixel Stream Architecture. 20th International Conference on Field Programmable Logic and Applications (FPL'10), 2010, France. 10pp. ⟨hal-00622488⟩
170 Consultations
215 Téléchargements

Partager

Gmail Facebook X LinkedIn More