Design and FPGA Implementation of Stochastic Turbo Decoder

Quang Trung Dong 1 Matthieu Arzel 2, 1 Christophe Jego 3
2 Lab-STICC_TB_CACS_IAS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (UMR 3192)
Abstract : Stochastic decoding that is inspired by stochastic computation is an alternative technique for decoding of error-correcting codes. The extension of this approach to decode convolutional codes and turbo codes is discussed in this article. The switching activity sensitivity is circumvented and the latching problem is reduced by transforming the stochastic additions into stochastic multiplications in the exponential domain and using multiple streams with deterministic shufflers. The number of decoding cycles is thus considerably reduced with no performance degradation. Stochastic decoding, previously applied to the decoding of LDPC codes, can now be applied to decoding of turbo codes. In addition, the first hardware architecture for stochastic decoding of turbo codes is presented. The proposed architecture makes fully-parallel turbo decoding viable on FPGA devices. Results demonstrate the potential of stochastic decoding to implement fully-parallel turbo decoders.
Document type :
Conference papers
Complete list of metadatas

Cited literature [17 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00617892
Contributor : Christophe Jego <>
Submitted on : Tuesday, August 30, 2011 - 5:21:14 PM
Last modification on : Thursday, October 17, 2019 - 12:36:43 PM
Long-term archiving on : Sunday, December 4, 2016 - 10:25:03 PM

File

Newcas_vf.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00617892, version 1

Citation

Quang Trung Dong, Matthieu Arzel, Christophe Jego. Design and FPGA Implementation of Stochastic Turbo Decoder. NEWCAS 2011, Jun 2011, Bordeaux, France. pp.21-24. ⟨hal-00617892⟩

Share

Metrics

Record views

1030

Files downloads

523