Automatic HLS based Low-Cost IP Watermarking
Bertrand Le Gal, Lilian Bossuet

To cite this version:

HAL Id: hal-00605723
https://hal.archives-ouvertes.fr/hal-00605723
Submitted on 4 Jul 2011

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Automatic HLS based Low-Cost IP Watermarking

Bertrand Le Gal
IMS Laboratory - UMR CNRS 5218, ENSEIRB-MATMECA, University of Bordeaux, France bertrand.legal@ims-bordeaux.fr

Lilian Bossuet
Hubert Curien Laboratory, UMR CNRS 5516, Telecom Saint Etienne, University of Lyon, France lilian.bossuet@univ-st-etienne.fr

Abstract—Currently, the Intellectual Properties (IP) and their reuse are common, however the use of IP is raising design security issues i.e. counterfeiter, reverse engineering. Watermarking is one of the efficient methods to detect an unauthorized IP use and a counterfeiter. In this context, many interesting works have been proposed. However, a few of them combine the watermarking process with the synthesis one. This article presents a new automatic and low cost watermarking solution. The design watermark is implanted in a high-level synthesis process. Some implementation results with Xilinx Virtex-5 FPGA assure the proposed solution low overhead compared to existing solution.

I. INTRODUCTION

To handle the increased system complexity, companies reuse more and more IP cores. In consequence of the IP core business rise, the theft of IP is increasing [1]. The trade group founded by Ciso, HP, Nortel and 3COM (Alliance for Gray Market and Counterfeit Abatement [2]) estimates that the legitimate electronic companies loose almost $100 billion revenue per year due to counterfeiting. Counterfeiting prevention requires the technological solution in addition to the legal process i.e. patents.

In order to identify an IP theft, a novel watermarking solution (design methodology, which originally answers to the IP security required by actual design reuse market) is presented in this article. To reduce the watermarking overhead (area, delay, power consumption and design time), a mark is automatically inserted in the design. It is done during the behavioral synthesis process by using a High Level Synthesis (HLS) tool [3, 4].

The paper is structured as follows. Section II describes a state of the art of the watermarking solutions. Section IV details the new proposition of watermarking. Section V presents the main parts of the modified HLS automatic flow. Finally section VI gives experimental results with signal processing benchmarks on Xilinx Virtex-5 FPGA target.

II. RELATED WORKS

According to [5] the goals of IP protection are: (1) to enable IP providers to protect their IPs against unauthorized use, (2) to protect all types of design data used to produce and deliver IPs, (3) to detect an unauthorized use of IPs, (4) to trace an unauthorized use of IPs.

IP unauthorized use detection involves the ability to determine that an unauthorized use has occurred and then to trace the source of theft. To answer the detection issue, IP providers introduce shadow digital signature.

Digital watermarking is an indirect protection scheme which demonstrates the ownership of an IP. The concept of active watermarking consists of a digital signature insertion into an IP. Many approaches have been developed depending on the watermarking abstraction level:

• Application level digital signature hide examples can be found in [6–9]. A Digital Signal Processing (DSP) watermarking is introduced in [6].

• Authors in [7] target an algorithmic level watermarking in the design flow. Both approaches [6] and [7] are based on the idea of slightly changing the gain of filters, without affecting the system behavior. Two different watermarking techniques at behavioral level are introduced in [8] and [9]. Both algorithms are based on adding new input/output sequences in the design finite state machine (FSM) representation.

• Digital signature hiding at logical synthesis level can be found in [10, 11, 12, 13]. In [10] Hong presents the watermarking combinational logic synthesis solutions. The watermarking behavioral synthesis techniques for IP protection are described in [11].

• Mostly the post-synthesis watermarking introduces constraints [14] and [15]. An example is the addition of extra hardware, like buffer [16] or dedicated embedded tester [17].

The pre-synthesis watermarking techniques are application dependant, and their over-cost is not measurable. The post-synthesis techniques are time consuming and design/device dependant. The in-synthesis watermarking techniques introduce power/area/timing overhead. Generalizing the watermarking usage for IP identification is important. However, it requires enough generic watermarking techniques with low overhead cost. Such techniques must be implemented in automatic design flows due to time to market constraint. It is for a fast component tagging in a designer friendly process. For these reasons, a new in-synthesis watermarking scheme is devised in the following section.
III. ARCHITECTURAL SYNTHESIS CONCEPTS

Our methodology targets custom hardware architectures, dedicated to the computational intensive applications for signal and video processing. In most usual video and signal processing applications, full pipeline architecture is quite inefficient. In fact, such architectures are too area and power consuming. Usually, there is a trade-off between the high-performance and the low-cost (area, power consumption) architectures [18] and [19]. An efficient architecture shares the hardware resources (operators and registers) during an application execution. This resource sharing makes some input and output slots free and ready to tag.

The circuit inputs and outputs permit it to receive and send data from/to the system. Figure 1 presents the IO behavior for a FIR filter application. This IP component receives data from the system ($X_n$), performs computations and then provides valid result to the system ($Y_n$). The output time slots between two successive high levels of data valid signal are unused. These free output slots are grey-colored in Figure 1.

The proposed idea is to employ the empty output slots for the design watermarking. The circuit watermark is composed of a set of mathematical relations. These relations are based on circuit input values, initial values and internal results. Each mathematical relation is a sub-mark. The sub-marks are read like an output value during free output slots (when data valid is inactive). The watermark is invisible for an IPs integrator. It is because these sub-marks results look like the dynamic transient output values. Consequently, the watermark is invisible from static analysis.

The proposed method is well adapted for general-purpose applications like digital signal, image or video processing etc. Nevertheless, this method is not appropriate for data-security application such as data encryption, data integrity or data authentication. In such cases, the IP watermark can cause a dramatic data security failure.

The next section details this novel watermarking technique, which uses output dynamic sub-marks to watermark the IP.

IV. NEW IPP PROPOSITION BY WATERMARKING

This novel technique is based on the free output slots behavior. These output slots can be modified by introducing custom design singularities (that are IP internal values). The proposed method is based on the assertion that the hardware IP has free output slots.

Depending on the required protection level and the watermark cost allowed, we propose two watermarking solutions with different area costs: random low-cost watermark and cost-less watermark.

Random low cost watermark is characterized by a set of randomly chosen architecture internal values. A special data-path generates each sub-mark by transferring the chosen internal value (during the chosen clock cycle) to a free output slot. The watermarking area cost is due to the data path modification (output multiplexer resizing and FSM controller modifications). The data path area overcost could be very low. It is particularly true for FPGA implementation. In fact, while using FPGA, the reconfigurable data paths do not cost area. It is because the data paths set is directly available in the device. However, increasing input multiplexer size could cost area.

Cost-less watermark is a low-cost one with an usable reduced set of internal values. It employs the existing dynamic transient outputs during the free slots (internal values which do not required new path creation in the datapath). To introduce this kind of watermark, the only change required consists in modifying IP control unit to drive selected internal data to output ports. HLS tools design the IP control unit with a Finite State Machine (FSM). The cost-less watermark affects only the FSM. Experimental results on the FPGA target presented in section IV will assure that the modifications are cost-less and even could decrease the IP area occupation. In fact, the area increase or decrease depends on the FSM modification and the logical synthesis process. Hence, it is hard to estimate.

Figure 2 and Figure 3 present the main distinction between the low-cost and the cost-less watermark. In these examples the architecture required modifications are represented with dotted lines. Figure 2 describes the case of low-cost watermarking mode. It allows the algorithm to allocate new data-path (multiplexers and wires). It is to drive the

![Figure 1. Example of an IO behavior.](image1)

![Figure 2. Low cost watermarked architecture reusing existing resources, including also new dedicated data path allocations (dotted line).](image2)

![Figure 3. Cost-less watermarked architecture reusing existing paths controller with multiplexer control modifications (dotted line).](image3)
The proposed technique is integrated as a part of a HLS design flow. It permits the designer to automatically include copyright information in generated circuits. The designer configures the watermark generation specifying: (1) the watermark length (number of sub-marks), (2) the number of distinct clock cycles to mark (3) the choice between cost-less or low-cost watermarking technique. After the automatic watermarking step, the designer has a watermarked IP, generated under the system constraints. The tool provides him a file containing the design watermark. This file contains the output time slots where the sub-marks are produced and the existing mathematical relations. This information may keep secret from a consumer point of view, as it may be used to prove the circuit ownership.

V. WATERMARKING AUTOMATION FLOW

The proposed technique is integrated as a part of a HLS design flow. It permits the designer to automatically include copyright information in generated circuits. The designer configures the watermark generation specifying: (1) the watermark length (number of sub-marks), (2) the number of distinct clock cycles to mark (3) the choice between cost-less or low-cost watermarking technique. After the automatic watermarking step, the designer has a watermarked IP, generated under the system constraints. The tool provides him a file containing the design watermark. This file contains the output time slots where the sub-marks are produced and the existing mathematical relations. This information may keep secret from a consumer point of view, as it may be used to prove the circuit ownership.

A. HLS design flow modifications

Figure 4 presents the design flow modifications compared to the usual HLS ones [17]. The watermarking stage composed of four steps: (1) Graph analysis, to find the usable internal data (2) Possible watermark enumeration (3) Internal values for random selection. (4) Architecture modifications: datapath change, multiplexer resizing and control unit modification.

B. Selecting the marks and modifying the design

By using the designer provided parameters, an automatic process computes the number of possible watermarks (depending on the number of registers, the number of internal values and their associated lifetime). Depending on this result, it computes the average number of marks to introduce per clock cycle. The watermark repartition is then randomly performed to tag the required number of clock cycles. Once these computations are performed, a mapping algorithm is applied to find the most singular data from the design. It is inaccessible to outputs, increasing the design singularities. Figure 3 presents the case of second watermarking scheme (cost-less watermarking). Here, the data paths are already allocated to implement the behavior computations. They drive the internal data to outputs, only design controller is modified.

VI. EXPERIMENTS

To evaluate the proposed watermark design methodology efficiency in terms of area and critical path delay, experiments with signal and image processing benchmarks are conducted. The watermarked IP implementations are done using a Xilinx Virtex-5 FPGA. Results obtained using cost-less watermark are presented in Table 1.

For each design (i.e. IP), the following circuit parameters are provided: the number of FSM states, the number of 1/O ports, the maximum mark length (number of free output slots), the introduced watermark length (0% for reference design, 50% or 100% for watermarked ones). The right columns provide: the number of available different watermarks and the circuit area and critical path obtained after logical synthesis. Penalties for watermarked IP are obtained from comparison to unprotected one. Logical synthesis results were obtained using the Xilinx ISE 10.1 tool.

Area and timing overhead are functions of the watermark selection algorithm. As it is shown in section III, area and critical path length overhead come from the datapath changes (some multiplexers are allocated) and from the control unit changes (FSM instruction decoder is modified to drive data and control new multiplexer).
VII. CONCLUSION

In this paper, a new watermarking technique for behavioral IP components and its synthesis design flow have been presented. The proposed technique is used for automatic Intellectual Property protection by using the HLS tools. The essence of this new approach is the set of mathematical marks on the design output ports which encode the IP watermark (copyright information). The mathematical marks are selected and inserted during the synthesis process. It is done in such a way that they result into the minimal hardware overhead while embedding the signature. Finally, the watermark are difficult to detect and remove.

REFERENCES


Table 1 shows, in the case of cost-less watermarking, that the controller changes have a very low impact on the global IP component characteristics. Moreover the number of different watermarks that can be used to protect the design is quite important in the overall examples. Design area varies from -0.36% up to +0.17% when critical path progress from -1, 31% to +1, 05%. However, Table 1 shows that the mark length is much smaller for a high-level security. For some designs, such as SSD 16×16, unusual area and critical path reductions come from FSM signal command modifications. It may involuntarily results into a better logical equation simplification during logical synthesis. While considering the low-cost watermarking experiments (result table is not provided due to article page limit), the area and timing deterioration are higher like the possible number of watermarks available. Design area increase from 0.07% to 1.02% while circuit critical path evolve from -1.29% to 1.45%. However, watermarking penalties are still low for most of the experiments (area increase average = 0.55% and latency average = 0.08%) These experimental results confirm the interest and the low cost of the proposed watermarking techniques which required low runtimes (only a few seconds).

TABLE 1.

<table>
<thead>
<tr>
<th>Application</th>
<th># of FSM States</th>
<th># of I/O ports</th>
<th># of free slots</th>
<th>Area</th>
<th>C. Path</th>
<th># of cost-less watermarks</th>
<th>Area overcost (%)</th>
<th>C. Path overcost (%)</th>
<th># of cost-less watermarks</th>
<th>Area overcost (%)</th>
<th>C. Path overcost (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIR 64-taps</td>
<td>26</td>
<td>1/1</td>
<td>25</td>
<td>12351</td>
<td>15,499</td>
<td>2^246</td>
<td>0,05 %</td>
<td>0,01 %</td>
<td>2^50</td>
<td>0,02 %</td>
<td>-0,01 %</td>
</tr>
<tr>
<td>LWT 16-taps</td>
<td>25</td>
<td>2/2</td>
<td>34</td>
<td>14079</td>
<td>16,312</td>
<td>2^27</td>
<td>0,04 %</td>
<td>-0,07 %</td>
<td>2^87</td>
<td>-0,18 %</td>
<td>-1,31 %</td>
</tr>
<tr>
<td>SSD 16×16</td>
<td>64</td>
<td>2/2</td>
<td>114</td>
<td>12026</td>
<td>16,340</td>
<td>2^317</td>
<td>-0,36 %</td>
<td>1,05 %</td>
<td>2^421</td>
<td>0,17 %</td>
<td>-0,61 %</td>
</tr>
<tr>
<td>SSD 16×16</td>
<td>35</td>
<td>8/1</td>
<td>34</td>
<td>11078</td>
<td>16,103</td>
<td>2^65</td>
<td>0,09 %</td>
<td>0,00 %</td>
<td>2^68</td>
<td>-0,01 %</td>
<td>0,00 %</td>
</tr>
<tr>
<td>LWT 16-taps</td>
<td>81</td>
<td>1/1</td>
<td>30</td>
<td>18197</td>
<td>15,869</td>
<td>2^156</td>
<td>-0,06 %</td>
<td>0,00 %</td>
<td>2^160</td>
<td>0,09 %</td>
<td>0,00 %</td>
</tr>
<tr>
<td>1d DCT 8 taps</td>
<td>15</td>
<td>4/4</td>
<td>56</td>
<td>8818</td>
<td>15,185</td>
<td>2^125</td>
<td>0,10 %</td>
<td>-0,05 %</td>
<td>2^144</td>
<td>0,15 %</td>
<td>-0,02 %</td>
</tr>
<tr>
<td>Matrix product 8×8</td>
<td>55</td>
<td>1/1</td>
<td>13</td>
<td>3684</td>
<td>14,991</td>
<td>2^26</td>
<td>0,03 %</td>
<td>-0,03 %</td>
<td>2^33</td>
<td>0,03 %</td>
<td>0,00 %</td>
</tr>
<tr>
<td>FFT 64 taps</td>
<td>80</td>
<td>8/8</td>
<td>584</td>
<td>31428</td>
<td>17,259</td>
<td>2^1023</td>
<td>-0,32 %</td>
<td>0,41 %</td>
<td>2^1509</td>
<td>0,02 %</td>
<td>-0,24 %</td>
</tr>
<tr>
<td>SSD 16×16</td>
<td>160</td>
<td>1/1</td>
<td>97</td>
<td>25469</td>
<td>17,355</td>
<td>2^346</td>
<td>-0,30 %</td>
<td>-0,06 %</td>
<td>2^547</td>
<td>0,08 %</td>
<td>-0,59 %</td>
</tr>
<tr>
<td>Matrix product 8×8</td>
<td>86</td>
<td>8/4</td>
<td>280</td>
<td>62784</td>
<td>16,104</td>
<td>2^880</td>
<td>-0,24 %</td>
<td>0,63 %</td>
<td>2^1210</td>
<td>-0,11 %</td>
<td>0,71 %</td>
</tr>
<tr>
<td>LWT 16-taps</td>
<td>141</td>
<td>1/1</td>
<td>77</td>
<td>31117</td>
<td>17,201</td>
<td>2^443</td>
<td>0,01 %</td>
<td>0,34 %</td>
<td>2^445</td>
<td>0,05 %</td>
<td>0,13 %</td>
</tr>
<tr>
<td>SSD 16×16</td>
<td>90</td>
<td>8/8</td>
<td>600</td>
<td>51086</td>
<td>17,255</td>
<td>2^1634</td>
<td>0,02 %</td>
<td>-0,01 %</td>
<td>2^2106</td>
<td>0,04 %</td>
<td>0,05 %</td>
</tr>
<tr>
<td>FFT 64 taps</td>
<td>180</td>
<td>2/2</td>
<td>234</td>
<td>31589</td>
<td>17,181</td>
<td>2^814</td>
<td>0,04 %</td>
<td>0,02 %</td>
<td>2^1180</td>
<td>0,17 %</td>
<td>-0,84 %</td>
</tr>
</tbody>
</table>


