T. Raja, V. Agrawal, and M. Bushnell, Variable input delay CMOS logic for low power design, 2005.

S. Kim, J. Kim, and S. Hwang, New path balancing algorithm for glitch power reduction, Circuits, Devices and Systems, IEE Proceedings, pp.151-156, 2001.
DOI : 10.1049/ip-cds:20010343

A. Wroblewski, C. Schimpfle, and J. Nossek, Automated transistor sizing algorithm for minimizing spurious switching activities in CMOS circuits, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), 2000.
DOI : 10.1109/ISCAS.2000.856054

T. Mudge, K. Flautner, D. Blaauw, and S. Martin, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, IEEE/ACM, pp.721-725, 2002.

A. Agarwal, C. Kim, S. Mukhopadhyay, and K. Roy, Leakage in nanoscale technologies: mechanisms, impact and design considerations, Proceedings of the 41st annual Design Automation Conference, pp.6-11, 2004.

L. Wei, Z. Chen, K. Roy, M. Johnson, Y. Ye et al., Design and optimization of dual-threshold circuits for low-voltage low-power applications Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.7, issue.1, pp.16-24, 1999.

K. Yeo and K. Roy, Low voltage, low power VLSI subsystems, 2005.

H. Luo, Y. Wang, K. He, R. Luo, H. Yang et al., A novel gatelevel NBTI delay degradation model with stacking effect Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, pp.160-170, 2007.

L. Wei, K. Roy, and V. De, Low voltage low power CMOS design techniques for deep submicron ICs, Proceedings of the 13th International Conference on VLSI Design, p.24, 2000.

K. Layton, Low-Voltage Analog CMOS Architectures and Design Methods, 2007.

D. Bol, R. Ambroise, D. Flandre, and J. Legat, Interests and limitations of technology scaling for subthreshold logic Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.17, issue.10, pp.1508-1519, 2009.