Abstract : We address the problem of circuit-level design for low power. We describe a new method for glitch power reduction based on threshold voltage adjustment. The proposed method achieves both dynamic and leakage power reductions. We develop an optimization algorithm that transforms the circuit netlist in an optimized one achieving glitch energy reductions without affecting the overall circuit delay requirement. Applying the algorithm to C17 benchmark circuit implemented in a 65 nm industrial Low Power CMOS process, we have achieved 14% of total energy savings and 78% of leakage energy savings at the expense of just 5% of delay increase.
https://hal.archives-ouvertes.fr/hal-00598877 Contributeur : Philippe MatheratConnectez-vous pour contacter le contributeur Soumis le : mardi 7 juin 2011 - 18:13:58 Dernière modification le : vendredi 31 juillet 2020 - 10:44:07 Archivage à long terme le : : vendredi 9 septembre 2011 - 15:21:42
Mariem Slimani, Philippe Matherat. Multiple Threshold Voltage for Glitch Power Reduction. Faible Tension Faible Consommation (FTFC), 2011, May 2011, Marrakech, Morocco. pp.67-70, ⟨10.1109/FTFC.2011.5948921⟩. ⟨hal-00598877⟩