Multiple Threshold Voltage for Glitch Power Reduction - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Multiple Threshold Voltage for Glitch Power Reduction

Résumé

We address the problem of circuit-level design for low power. We describe a new method for glitch power reduction based on threshold voltage adjustment. The proposed method achieves both dynamic and leakage power reductions. We develop an optimization algorithm that transforms the circuit netlist in an optimized one achieving glitch energy reductions without affecting the overall circuit delay requirement. Applying the algorithm to C17 benchmark circuit implemented in a 65 nm industrial Low Power CMOS process, we have achieved 14% of total energy savings and 78% of leakage energy savings at the expense of just 5% of delay increase.
Fichier principal
Vignette du fichier
mtvgpr.pdf (175.93 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00598877 , version 1 (07-06-2011)

Identifiants

Citer

Mariem Slimani, Philippe Matherat. Multiple Threshold Voltage for Glitch Power Reduction. Faible Tension Faible Consommation (FTFC), 2011, May 2011, Marrakech, Morocco. pp.67-70, ⟨10.1109/FTFC.2011.5948921⟩. ⟨hal-00598877⟩
117 Consultations
460 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More