C. André, Syntax and semantics of the clock constraint specification language, INRIA, 2009.

C. André, F. Mallet, and J. Deantoni, VHDL observers for clock constraint checking, SIES 2010, pp.98-107, 2010.

D. Bustan, D. Fisman, and J. Havlicek, Automata construction for PSL, 2005.

R. Gascon, F. Mallet, and J. Deantoni, Logical time and temporal logics: Comparing UML MARTE/CCSL and PSL. RR 7459, INRIA, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00597086

R. Lazi´clazi´c, Safely freezing LTL, FST&TCS'06, pp.381-392, 2006.

F. Mallet, C. André, and J. Deantoni, Executing AADL models with UML/Marte, ICECCS'09, pp.371-376, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00416592

S. Miyano and T. Hayashi, Alternating finite automata on ?-words, TCS, vol.32, issue.3, pp.321-330, 1984.

. Omg and . Uml, Profile for MARTE, v1.0. Object Management Group, 2009.

P. Peil, J. Medina, H. Posadas, and E. Villar, Generating heterogeneous executable specifications in SystemC from UML/MARTE models, ISSE, vol.6, pp.65-71, 2010.

, IEEE standard for Property Specification Language (PSL), IEEE std, pp.1850-2005

A. Sistla and E. Clarke, The complexity of propositional linear temporal logics, JACM, vol.32, issue.3, pp.733-749, 1985.

J. Vidal, F. De-lamotte, G. Gogniat, P. Soulard, and J. Diguet, A co-design approach for embedded system modeling and code generation with UML and MARTE, DATE, pp.226-231, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00369036