Syntax and semantics of the clock constraint specification language, INRIA, 2009. ,
VHDL observers for clock constraint checking, SIES 2010, pp.98-107, 2010. ,
Automata construction for PSL, 2005. ,
Logical time and temporal logics: Comparing UML MARTE/CCSL and PSL. RR 7459, INRIA, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-00597086
Safely freezing LTL, FST&TCS'06, pp.381-392, 2006. ,
Executing AADL models with UML/Marte, ICECCS'09, pp.371-376, 2009. ,
URL : https://hal.archives-ouvertes.fr/inria-00416592
Alternating finite automata on ?-words, TCS, vol.32, issue.3, pp.321-330, 1984. ,
Profile for MARTE, v1.0. Object Management Group, 2009. ,
Generating heterogeneous executable specifications in SystemC from UML/MARTE models, ISSE, vol.6, pp.65-71, 2010. ,
, IEEE standard for Property Specification Language (PSL), IEEE std, pp.1850-2005
The complexity of propositional linear temporal logics, JACM, vol.32, issue.3, pp.733-749, 1985. ,
A co-design approach for embedded system modeling and code generation with UML and MARTE, DATE, pp.226-231, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00369036