S. Furber, Living with Failure: Lessons from Nature?, Eleventh IEEE European Test Symposium (ETS'06), 2006.
DOI : 10.1109/ETS.2006.28

Z. Zhang, A. Greiner, and S. Taktak, A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip, Proceedings of the 45th annual conference on Design automation, DAC '08, 2008.
DOI : 10.1145/1391469.1391584

URL : https://hal.archives-ouvertes.fr/hal-00591783

Z. Zhang, A. Greiner, and M. Benabdenbi, Fully distributed initialization procedure for a 2D-Mesh NoC, including off-line BIST and partial deactivation of faulty components, 2010 IEEE 16th International On-Line Testing Symposium, 2010.
DOI : 10.1109/IOLTS.2010.5560209

URL : https://hal.archives-ouvertes.fr/hal-00591795

C. Grecu, P. Pande, B. Wang, A. Ivanov, and R. Saleh, Methodologies and algorithms for testing switch-based NoC interconnects, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005.
DOI : 10.1109/DFTVS.2005.45

K. Stewart and S. Tragoudas, Interconnect Testing for Networks on Chips, 24th IEEE VLSI Test Symposium, 2006.
DOI : 10.1109/VTS.2006.41

J. Raik, R. Ubar, and V. Govind, Test Configurations for Diagnosing Faulty Links in NoC Switches, 12th IEEE European Test Symposium (ETS'07), 2007.
DOI : 10.1109/ETS.2007.41

E. Kolonis, M. Nicolaidis, D. Gizopoulos, M. Psarakis, J. Collet et al., Enhanced self-configurability and yield in multicore grids, 2009 15th IEEE International On-Line Testing Symposium, 2009.
DOI : 10.1109/IOLTS.2009.5195986

URL : https://hal.archives-ouvertes.fr/hal-00544614

I. Panades, A. Greiner, and A. Sheibanyrad, A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach, 2006 1st International Conference on Nano-Networks and Workshops, 2006.
DOI : 10.1109/NANONET.2006.346219

URL : https://hal.archives-ouvertes.fr/hal-01338441

I. Miro-panades, F. Clermidy, P. Vivet, and A. Greiner, Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), 2008.
DOI : 10.1109/NOCS.2008.4492733

URL : https://hal.archives-ouvertes.fr/hal-01299217

D. Gizopoulos, A. Paschalis, and Y. Zorian, Embedded processor-based self-test, 2004.
DOI : 10.1007/978-1-4020-2801-4

T. Dumitras¸, S. Dumitras¸, and R. Kerner, Towards on-chip faulttolerant communication, Proc. of ASPDAC'03, the 8th Asia and South Pacific Design Automation Conference, 2003.