P. C. Kocher, J. Jaffe, and B. Jun, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of CRYPTO'96, ser. LNCS, pp.104-113, 1996.
DOI : 10.1007/3-540-68697-5_9

T. Paristech and S. Research, DPA Contests, 2008.

P. C. Kocher, J. Jaffe, and B. Jun, Differential Power Analysis, Proceedings of CRYPTO'99, ser, pp.388-397, 1999.
DOI : 10.1007/3-540-48405-1_25

S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards, 2006.

K. Gandolfi, C. Mourtel, and F. Olivier, Electromagnetic Analysis: Concrete Results, CHES, ser. LNCS, pp.251-261, 2001.
DOI : 10.1007/3-540-44709-1_21

S. Mangard, E. Oswald, and F. Standaert, One for All -All for One: Unifying Standard DPA Attacks, Cryptology ePrint Archive Report, vol.449449, 2009.

T. S. Messerges, E. A. Dabbish, and R. H. Sloan, Examining smart-card security under the threat of power analysis attacks, IEEE Transactions on Computers, vol.51, issue.5, pp.541-552, 2002.
DOI : 10.1109/TC.2002.1004593

R. Bevan, E. Knudsen, ´. E. Brier, C. Clavier, and F. Olivier, Ways to Enhance Differential Power Analysis, CHES, ser. LNCS, pp.327-342, 2002.
DOI : 10.1007/3-540-36552-4_23

L. Batina, B. Gierlichs, and K. Lemke-rust, Comparative Evaluation of Rank Correlation Based DPA on an AES Prototype Chip, ISC, ser, pp.341-354, 2008.
DOI : 10.1007/978-3-540-85886-7_24

S. Chari, J. R. Rao, and P. Rohatgi, Template Attacks, CHES, ser. LNCS, pp.13-28, 2002.
DOI : 10.1007/3-540-36400-5_3

B. Gierlichs, L. Batina, P. Tuyls, and B. Preneel, Mutual Information Analysis, CHES, 10th International Workshop, ser. LNCS, pp.426-442, 2008.
DOI : 10.1007/978-3-540-85053-3_27

H. Maghrebi, S. Guilley, J. Danger, and F. Flament, Entropy-based Power Attack, " in HOST, ser, pp.1-6, 2010.

W. Schindler, K. Lemke, and C. Paar, A Stochastic Model for Differential Side Channel Cryptanalysis, CHES, ser. LNCS, pp.30-46, 2005.
DOI : 10.1007/11545262_3

F. Standaert, B. Gierlichs, and I. Verbauwhede, Partition vs. Comparison Side-Channel Distinguishers: An Empirical Evaluation of Statistical Tests for Univariate Side-Channel Attacks against Two Unprotected CMOS Devices, ICISC, ser. LNCS, pp.253-267, 2008.
DOI : 10.1007/11802839_42

H. Maghrebi, J. Danger, F. Flament, and S. Guilley, Evaluation of Countermeasures Implementation Based on Boolean Masking to Thwart First and Second Order Side-Channel Attacks Complete version online, SCS, ser. IEEE, pp.1-6, 2009.

Y. Li, K. Sakiyama, L. Batina, D. Nakatsu, and K. Ohta, Power Variance Analysis breaks a masked ASIC implementation of AES, DATE. IEEE, pp.1059-1064, 2010.

P. Hoogvorst, The Variance Power Attack, COSADE, pp.4-9, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00479595

]. Y. Souissi, M. Nassar, S. Guilley, J. Danger, and F. Flament, First Principal Components Analysis: A New Side Channel Distinguisher, ICISC, ser, 2010.
DOI : 10.1007/978-3-642-24209-0_27

L. Batina, B. Gierlichs, and K. Lemke-rust, Differential Cluster Analysis, Cryptographic Hardware and Embedded Systems ? CHES 2009, pp.112-127, 2009.
DOI : 10.1007/978-3-642-04138-9_9

M. Kasper, T. Kasper, A. Moradi, and C. Paar, Breaking KeeLoq in a Flash: On Extracting Keys at Lightning Speed, AFRICACRYPT, ser, pp.403-420, 2009.
DOI : 10.1007/3-540-48059-5_14

C. Paar, T. Eisenbarth, M. Kasper, T. Kasper, and A. Moradi, KeeLoq and Side-Channel Analysis-Evolution of an Attack, 2009 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), pp.65-69, 2009.
DOI : 10.1109/FDTC.2009.44

C. Clavier, J. Coron, and N. Dabbous, Differential Power Analysis in the Presence of Hardware Countermeasures, CHES, ser, pp.252-263, 2000.
DOI : 10.1007/3-540-44499-8_20

O. Meynard, D. Réal, S. Guilley, J. Danger, and N. Homma, Enhancement of simple electro-magnetic attacks by pre-characterization in frequency domain and demodulation techniques, 2011 Design, Automation & Test in Europe, 2011.
DOI : 10.1109/DATE.2011.5763163

B. Chevallier-mames, M. Ciet, and M. Joye, Low-cost solutions for preventing simple side-channel analysis: side-channel atomicity, IEEE Transactions on Computers, vol.53, issue.6, pp.760-768, 2004.
DOI : 10.1109/TC.2004.13

S. Yen and M. Joye, Checking Before Output May Not Be Enough Against Fault-Based Cryptanalysis, IEEE Trans. Computers, vol.49, issue.9, pp.967-970, 2000.

L. Goubin and J. Patarin, DES and Differential Power Analysis, CHES, ser. LNCS. Springer, pp.158-172, 1999.

M. Akkar and C. Giraud, An Implementation of DES and AES, Secure against Some Attacks, Proceedings of CHES'01, ser. LNCS, pp.309-318, 2001.
DOI : 10.1007/3-540-44709-1_26

G. Fumaroli, A. Martinelli, E. Prouff, and M. Rivain, Affine masking against higher-order side channel analysis, " in Selected Areas in Cryptography, ser. Lecture Notes in Computer Science, pp.262-280, 2010.

E. Prouff and T. Roche, Attack on a Higher-Order Masking of the AES Based on Homographic Functions, pp.262-281, 2010.
DOI : 10.1007/978-3-642-17401-8_19

T. S. Messerges, Using Second-Order Power Analysis to Attack DPA Resistant Software, CHES, ser. LNCS, pp.238-251, 2000.
DOI : 10.1007/3-540-44499-8_19

J. Danger, S. Guilley, S. Bhasin, and M. Nassar, Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-Level Attacks on Hardware Cryptoprocessors, ? New Attacks and Improved Counter-Measures ?, SCS, ser. IEEE, pp.1-8, 2009.

S. Guilley, L. Sauvage, J. Danger, T. Graba, and Y. Mathieu, Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs, 2008 Second International Conference on Secure System Integration and Reliability Improvement, pp.16-23, 2008.
DOI : 10.1109/SSIRI.2008.31
URL : https://hal.archives-ouvertes.fr/hal-00259153

P. Hoogvorst, G. Duc, and J. Danger, Software Implementation of Dual-Rail Representation, COSADE, pp.73-81, 2011.

M. Nassar, S. Bhasin, J. Danger, G. Duc, and S. Guilley, BCDL: A high performance balanced DPL with global precharge and without early-evaluation, " in DATE'10, pp.849-854, 2010.

F. Standaert, T. Malkin, and M. Yung, A Unified Framework for the Analysis of Side-Channel Key Recovery Attacks, EUROCRYPT, ser, pp.443-461, 2009.
DOI : 10.1007/978-3-540-85053-3_26

S. Guilley, L. Sauvage, J. Danger, and N. Selmane, Fault Injection Resilience, " in FDTC, IEEE Computer Society, pp.51-65, 2010.

S. Bhasin, J. Danger, F. Flament, T. Graba, S. Guilley et al., Combined SCA and DFA Countermeasures Integrable in a FPGA Design Flow, 2009 International Conference on Reconfigurable Computing and FPGAs, pp.213-218, 2009.
DOI : 10.1109/ReConFig.2009.50
URL : https://hal.archives-ouvertes.fr/hal-00411843

P. Schaumont and K. Tiri, Masking and Dual-Rail Logic Don???t Add Up, CHES, ser. LNCS, pp.95-106, 2007.
DOI : 10.1007/978-3-540-74735-2_7
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.98.20