S. Collange, Analyse de l'architecture GPU Tesla, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00443875

M. Sylvain-collange, D. Daumas, R. Defour, and . Olivès, Fonctions élémentaires sur GPU exploitant la localité de valeurs, SYMPosium en Architectures nouvelles de machines (SYMPA), 2008.

M. Sylvain-collange, D. Daumas, D. Defour, and . Parello, Étude comparée et simulation d'algorithmes de branchements pour le GPGPU, SYMPosium en Architectures nouvelles de machines (SYMPA), 2009.

M. Sylvain-collange, D. Daumas, D. Defour, and . Parello, Barra : a parallel functional simulator for GPGPU, IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), pp.351-360, 2010.

D. Sylvain-collange, Y. Defour, and . Zhang, Dynamic detection of uniform and affine vectors in GPGPU computations, Europar 3rd Workshop on Highly Parallel Processing on a Chip (HPPC), volume LNCS 6043, pp.46-55, 2009.

J. D. Collins, D. M. Tullsen, and H. Wang, Control Flow Optimization Via Dynamic Reconvergence Prediction, 37th International Symposium on Microarchitecture (MICRO-37'04), pp.129-140, 2004.
DOI : 10.1109/MICRO.2004.13

W. Brett, J. E. Coon, and . Lindholm, System and method for managing divergent threads in a SIMD architecture, US Patent, vol.7353369, 2008.

W. W. and L. Fung, Dynamic warp formation, ACM Transactions on Architecture and Code Optimization, vol.6, issue.2, 2008.
DOI : 10.1145/1543753.1543756

W. W. , L. Fung, I. Sham, G. Yuan, M. Et-tor et al., Dynamic warp formation and scheduling for efficient GPU control flow, MICRO '07 : Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pp.407-420, 2007.

M. Garland, S. Le-grand, J. Nickolls, J. Anderson, J. Hardwick et al., Parallel Computing Experiences with CUDA, IEEE Micro, vol.28, issue.4, pp.13-27, 2008.
DOI : 10.1109/MM.2008.57

. Intel, Intel G45 Express Chipset Graphics Controller PRM, Volume Four : Subsystem and Cores, 2009.

R. Keryell and N. Paris, Activity Counter: New Optimization for the dynamic scheduling of SIMD Control Flow, 1993 International Conference on Parallel Processing, ICPP'93 Vol2, pp.184-187, 1993.
DOI : 10.1109/ICPP.1993.36

A. Levinthal and T. Porter, Chap -a SIMD graphics processor, Proceedings of the 11th annual conference on Computer graphics and interactive techniques, SIGGRAPH '84, pp.77-82, 1984.
DOI : 10.1145/800031.808581
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.210.5888

J. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, vol.28, issue.2, pp.39-55, 2008.
DOI : 10.1109/MM.2008.31

R. A. Lorie, R. Hovey, and . Strong, Method for conditional branch execution in SIMD vector processors, US Patent, vol.4435758, 1984.

J. Meng, D. Tarjan, and K. Skadron, Dynamic warp subdivision for integrated branch and memory divergence tolerance, ACM SIGARCH Computer Architecture News, vol.38, issue.3, pp.235-246, 2010.
DOI : 10.1145/1816038.1815992

J. Nickolls and W. J. Dally, The GPU Computing Era, IEEE Micro, vol.30, issue.2, pp.56-69, 2010.
DOI : 10.1109/MM.2010.41

Y. Takahashi, A mechanism for SIMD execution of SPMD programs, Proceedings High Performance Computing on the Information Superhighway. HPC Asia '97, pp.529-534, 1997.
DOI : 10.1109/HPC.1997.592203

F. Zhang and E. H. Hollander, Using hammock graphs to structure programs, IEEE Transactions on Software Engineering, vol.30, issue.4, pp.231-245, 2004.
DOI : 10.1109/TSE.2004.1274043