G. A. Pratt and J. Nguyen, Distributed synchronous clocking, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.3, pp.314-342, 1995.
DOI : 10.1109/71.372779

V. Gutnik and A. P. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE Journal of Solid-State Circuits, vol.35, issue.11, pp.1553-60, 2000.
DOI : 10.1109/4.881199
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.434

J. Akré, J. Juillard, D. Galayko, and E. Colinet, Synchronized state in networks of digital phase-locked loops, Proceedings of the 8th IEEE International NEWCAS Conference 2010, 2010.
DOI : 10.1109/NEWCAS.2010.5603916

Z. Al-araji and M. Hussain, Al-Qutayri, Digital Phase Lock Loops - Architectures and Applications, 2006.

G. Feng, Stability analysis of piecewise discrete-time linear systems, IEEE Transactions on Automatic Control, vol.47, issue.7, pp.1108-1120, 2002.
DOI : 10.1109/TAC.2002.800666

M. Johansson and A. Rantzer, Computation of piecewise quadratic Lyapunov functions for hybrid systems, IEEE Transactions on Automatic Control, vol.43, issue.4, pp.555-559, 1998.
DOI : 10.1109/9.664157

M. Kantner, Robust Stability of Piecewise Linear Systems, American Control Conference, vol.2, pp.1241-1286, 1997.