Design for manufacturing of low voltage 3D capacitors - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Device and Materials Reliability Année : 2010

Design for manufacturing of low voltage 3D capacitors

Matthieu Nongaillard
  • Fonction : Auteur
  • PersonId : 879315
F. Lallemand
  • Fonction : Auteur
Bruno Allard

Résumé

Giving an existing manufacturing technology, the influence of design parameters has been evaluated in order to improve robustness of 3D capacitors. The objective is to select capacitor patterns that provide a satisfying density with the required robustness with respect to reliability indicators. The geometrical and the manufacturing related issues are both considered. The main manufacturing issues are: etching, deposition and warpage of the wafer. Improvements have been observed experimentally for the robustness of 3D structures and the density of the capacitor which are increased for several proposed 3D pattern. All capacitors tested in this paper are realized with PICS technology.
Fichier non déposé

Dates et versions

hal-00518986 , version 1 (17-09-2010)

Identifiants

Citer

Matthieu Nongaillard, F. Lallemand, Bruno Allard. Design for manufacturing of low voltage 3D capacitors. IEEE Transactions on Device and Materials Reliability, 2010, 10 (3), pp.396-402. ⟨10.1109/TDMR.2010.2058114⟩. ⟨hal-00518986⟩
47 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More