A. Da-silva-simão, A. Petrenko, Y. , and N. , Generating reduced tests for FSMs with extra states, LNCS, vol.5826, pp.129-145, 2009.

D. Lee and M. Yannakakis, Principles and methods of testing finite state machines-a survey, Proceedings of the IEEE, pp.1090-1123, 1996.
DOI : 10.1109/5.533956

J. Provost, J. M. Roussel, and J. M. Faure, Test sequence construction from SFC specification*, Proceedings of 2nd IFAC Workshop on Dependable Control of Discrete Systems (DCDS'09). URL http, 2009.
DOI : 10.3182/20090610-3-IT-4004.00056
URL : https://hal.archives-ouvertes.fr/hal-00394454

J. Tretmans, Model Based Testing with Labelled Transition Systems, LNCS, vol.4949, pp.1-38, 2008.
DOI : 10.1007/978-3-540-78917-8_1

A. Virazel, R. David, P. Girard, C. Landrault, and S. Pravossoudovitch, Delay fault testing: choosing between random SIC and random MIC test sequences, Proceedings IEEE European Test Workshop, pp.3-4, 2001.
DOI : 10.1109/ETW.2000.873772
URL : https://hal.archives-ouvertes.fr/lirmm-00345799

G. Von-bochmann and G. V. Jourdan, Testing k-Safe Petri Nets, TestCom/FATES -Testing of Software and Communication Systems, pp.33-48, 2009.
DOI : 10.1109/32.87284

W. Yi, F. Xing-hua, and W. Dai-qiang, An implementation of random single input change technique for low-power test, Proceeding of the 2nd International Conference on Anti-counterfeiting, Security and Identification, pp.352-355, 2008.