. Intel, http://www.intel.com/technology/ architecture-silicon/next-gen

C. and B. Guder, AES on CUDA, 2009.

J. Bernard, J. Roch, and D. Traore, Processor-Oblivious Parallel Stream Computations, 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008), 2007.
DOI : 10.1109/PDP.2008.57
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.562.8973

A. D. Biagio, A. Barenghi, G. Agosta, and G. Pelosi, Design of a parallel AES for graphics hardware using the CUDA framework, 2009 IEEE International Symposium on Parallel & Distributed Processing, pp.1-8, 2009.
DOI : 10.1109/IPDPS.2009.5161242

V. Danjean, R. Gillard, S. Guelton, J. Roch, and T. Roche, Adaptive loops with kaapi on multicore and grid, Proceedings of the 2007 international workshop on Parallel symbolic computation, PASCO '07
DOI : 10.1145/1278177.1278185

M. Dobrescu, N. Egi, K. Argyraki, B. Chun, K. Fall et al., RouteBricks, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, SOSP '09, 2009.
DOI : 10.1145/1629575.1629578

N. Egi, A. Greenhalgh, M. Handley, G. Iannaccone, M. Manesh et al., Improved Forwarding Architecture and Resource Management for Multi-Core Software Routers, 2009 Sixth IFIP International Conference on Network and Parallel Computing, pp.117-124, 2009.
DOI : 10.1109/NPC.2009.39

P. Vicat-blanc, /. Primet, V. Roca, J. Montagnat, J. Gelas et al., A scalable security model for enabling dynamic virtual private execution infrastructures on the internet, 9th IEEE International Symposium on Cluster Computing and the Grid (CCGrid'09), 2009.
URL : https://hal.archives-ouvertes.fr/hal-00677790