Solving allocation problems of hard real-time systems with dynamic constraint programming
Pierre-Emmanuel Hladik, Hadrien Cambazard, Anne-Marie Déplanche, Narendra Jussien

To cite this version:


HAL Id: hal-00483101
https://hal.archives-ouvertes.fr/hal-00483101
Submitted on 12 May 2010

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Solving Allocation Problems of Hard Real-Time Systems with Dynamic Constraint Programming

Pierre-Emmanuel Hladik\textsuperscript{1}, Hadrien Cambazard\textsuperscript{2}, Anne-Marie Déplanche\textsuperscript{1}, Narendra Jussien\textsuperscript{2}

\textsuperscript{1}IRCCyN, UMR CNRS 6597
4 rue de la Noë – BP 9210
44321 Nantes Cedex 3, France
{hladik,deplanche}@irccyn.ec-nantes.fr

\textsuperscript{2}École des Mines de Nantes, LINA CNRS
4 rue Alfred Kastler – BP 20722
44307 Nantes Cedex 3, France
{hcambaza,jussien}@emn.fr

Abstract

In this paper, we present an original approach (CPRTA for "Constraint Programming for solving Real-Time Allocation") based on constraint programming to solve an allocation problem of hard real-time tasks in the context of fixed priority preemptive scheduling. CPRTA is built on dynamic constraint programming together with a learning method to find a feasible processor allocation under constraints. It is a new approach which produces in its current version as acceptable performances as classical algorithms do. Some experimental results are given to show it. Moreover, CPRTA shows very interesting properties. It is complete —i.e., if a problem has no solution, the algorithm is able to prove it—, and it is non-parametric —i.e., it does not require specific initializations—. Thanks to its capacity to explain failures, it offers attractive perspectives for guiding the architectural design process.

1. Introduction

Real-time systems have applications in many industrial areas: telecommunication systems, automotive, aircraft, robotics, etc. Today’s applications are becoming more and more complex, as much in their software part (an increasing number of concurrent tasks with various interaction schemes), as in their execution platform (many distributed processing units interconnected through specialized network(s)), and in their numerous functional and non-functional requirements too (timing, resource, power, etc. constraints). One of the main issues in the architectural design of such complex distributed applications is to define an allocation of tasks onto processors so as to meet all the specified requirements. In general, it is a difficult constraint satisfaction problem. Even if it has to be solved off-line most of the time, it needs efficient and adaptable search techniques which are able to be integrated into a more global design process. Furthermore, it is desirable that those techniques return relevant information intended to help the designer who is faced with architectural choices. The "binary" result, in particular, (has a feasible allocation been found?: yes and here it is, or no, and that’s all) which is usually returned by the search algorithm is not satisfactory in failure situations. The designer would expect some explanations justifying the failure and enabling him to revisit his design. Therefore, more sophisticated search techniques that would be able to collect some knowledge about the problem they solve are required. Here are the general objectives of the work we are conducting.

More precisely, the problem we are concerned with consists in assigning a set of periodic, preemptive tasks to distributed processors in the context of fixed priority scheduling, to respect schedulability but also to account for requirements related to memory capacity, co-residence, redundancy, and so on. We assume that the characteristics of tasks (execution time, priority, etc.) and the ones of the physical architecture (processors and network) are all known a priori —Only static real-time systems are here considered—.

Assigning a set of hard preemptive real-time tasks in a distributed system under allocation and resource constraints is known to be an NP-Hard problem [14]. Up to now, it has been massively tackled with heuristic methods [18], simulated annealing [21] and genetic algorithms [16]. Recently, Szymanek et al. [20] and especially Ekelin [7] have used constraint programming to produce an assignment and a pre-runtime scheduling of distributed systems under optimization criteria. Even if their context is different from ours, their results have shown the ability of such an innovative approach to solve an allocation problem for embedded systems and have encouraged us to go further.

Like numerous hybridation schemes [9, 4], the way we are investigating uses the complementary strengths of constraint programming and optimization methods from operational research. In this paper, we present its principle and study its performances. It is a decomposition-based method (related to logic Benders-based decomposition [9]) which separates the allocation problem from the scheduling one: the allocation problem is solved by means of dynamic constraint programming tools, whereas
the scheduling problem is treated with specific real-time schedulability analysis. The main idea is to "learn" from the schedulability analysis to re-model the allocation problem so as to reduce the search space. In that sense, we can compare this approach to a form of learning from mistakes. Lastly we underline that a fundamental property of this method is the completeness : when a problem has no solution, it is able to prove it (contrary to heuristic methods that are unable to decide).

The remainder of this paper is organized as follows. In section 2, we describe the problem. Section 3 is dedicated to the description of the master- and sub-problems, and the relations between them. The logical Benders decomposition scheme is briefly introduced and the links with our approach are put forward. In Section 4 the method is applied to a case study. Some experimental results are presented in Section 5. Section 6 shows how it is possible to set up a failure analysis able to aid the designer to review his plans. It is a first attempt that proves its feasibility and will need to go deeper. The paper ends with concluding remarks in Section 7.

2 The problem description

2.1 The real-time system architecture

The hard real-time system we consider can be modeled by a software architecture: the set of tasks, and a hardware architecture: the execution platform for the tasks, as represented in Fig. 1.

![Figure 1. An example of hardware (left) and software (right) architecture.](image)

By hardware architecture we mean a set $P = \{p_1, \ldots, p_k, \ldots, p_m\}$ of $m$ processors with fixed memory capacity $m_k$ and identical processing speed. Each processor schedules tasks assigned to it with a fixed priority strategy. It is a simple rule: a static priority is given to each task and at run-time, the ready task with the highest priority is put in the running state, preemting eventually a lower priority task. Those processors are fully connected through a communication medium with a bandwidth $\delta$. In this paper, we look at a communication medium called a CAN bus which is currently used in a wide spectrum of real-time embedded systems. However any other communication network could be considered as far as its timing behaviour (including its protocol rules) is predictable. Thus the first experiments we have conducted addressed a token ring network.

CAN (Controller Area Network) [5] is both a protocol and physical network. CAN works as a broadcast bus meaning that all connected nodes will be able to read all messages sent on the bus. Each message has a unique identifier which is also used as the message priority. On each node waiting messages are queued. The bus makes sure that when a new message gets selected to transfer, the message with the highest priority, waiting on any connected node, will get transmitted first. When at least one bit of a message has started to be transferred it can’t get preempted even though higher priority messages arrive. As a result, the CAN’s behaviour will be seen subsequently as the one of a non preemptive fixed priority message scheduling.

The software architecture is modeled as a valued, oriented and acyclic graph $(T, C)$. The set of nodes $T = \{\tau_1, \ldots, \tau_n\}$ represents the tasks. A task in turn is a set of instructions which must be executed sequentially in the same processor. The set of edges $C \subseteq T \times T$ refers to the data sent between tasks.

A task $\tau_i$ is defined through timing characteristics and resource needs: its period $T_i$ (as a task is periodically activated; the date of its first activation is free), its worst-case execution time without preemption $C_i$ and its memory need $\mu_i$. A priority $\text{prio}_i$ is given to each task. Task $\tau_j$ has priority over $\tau_i$ if and only if $\text{prio}_i < \text{prio}_j$. Edges $e_{ij} = (\tau_i, \tau_j) \in C$ are weighted with its transmission time $C_{ij}$ (the time it takes to transfer the message on the bus) together with a priority value $\text{prio}_{ij}$ (useful in the CAN context). Task priorities are assumed to be different. The same assumption is made on message priorities. In this model, we assume that communicating tasks have the same activation period. However, we don’t consider any precedence constraint between them : they are periodically activated in an independent way, and they read input data and write output data at the beginning and the end of their execution.

The underlying communication model is inspired from OSEK-COM specifications [17]. OSEK-COM is an uniform communication environment for automotive control unit application software. It defines common software communication interface and behaviour for internal communications (within an electronic control unit) and external ones (between networked vehicle nodes) which is independent of the communication protocol used. It is the following. Tasks that are located on the same processor communicate through local memory sharing. Such a local communication cost is assumed to be zero. On the other hand, when two communicating tasks are assigned to two distinct processors, the data exchange needs the transmission of a message on the network. Here we are interested with the periodic transmission mode of OSEK-COM. In this mode data production and message transmission aren’t synchronised : a producer task writes its output data into a local unqueued buffer from where a pe-
periodic protocol service reads it and sends it into a message. The building of protocol data units considered here is very simple: each data that has to be sent from a producer task \( \tau_i \) to a consumer task \( \tau_j \) in a distant way gives rise to its proper message \( M_{ij} \). Moreover in this paper, for a sake of simplicity, the asynchronous receiving mode is preferred. It means that the release of a consumer task \( \tau_j \) is strictly periodic and unrelated with the \( M_{ij} \) message arrival: when a node receives a message from the bus, its protocol records its data into a local unqueued buffer from where it can be read by the task \( \tau_j \). In [8] an extension of this work to a synchronous receiving mode is proposed in which a message reception notification activates the consumer task.

As a result, depending on the task allocation, an edge \( c_{ij} \) of the software architecture may give rise to two different equivalent schemes as illustrated in Fig. 2. In Fig. 2(b), \( M_{ij} \) inherits its period \( T_i \) from \( \tau_i \) and its priority \( \text{prio}_{ij} \) from \( c_{ij} \).

Therefore from a scheduling point of view, messages on the bus are very similar to tasks on a processor. Like for tasks, each message \( M_{ij} \) is “activated” every \( T_i \) units of time; its (bus) priority is \( \text{prio}_{ij} \); and it has a transmission time \( C_{ij} \).

2.2 The allocation problem

An allocation is a mapping \( A: T \rightarrow P \) such that:

\[
\tau_i \mapsto A(\tau_i) = p_k
\]

The allocation problem consists in finding the mapping \( A \) which respects the whole set of constraints described in the immediate below.

Timing constraints. They are expressed by the means of relative deadlines for the tasks. A timing constraint enforces the duration between the activation date of any instance of the task \( \tau_i \) and its completion time to be bounded by its relative deadline \( D_i \). Depending on the task allocation, such timing constraints may concern the instanciated messages too. For tasks as well as messages, their relative deadline is hereafter assumed equal to their activation period.

Resource constraints. Three kinds of constraints are considered —precise units aren’t specified but obviously they have to be consistent with the given expressions—:

- **Memory capacity**: The memory use of a processor \( p_k \) cannot exceed its capacity \( (m_k) \):

\[
\forall k = 1..m, \sum_{A(\tau_j) = p_k} \mu_i \leq m_k
\]

- **Utilization factor**: The utilization factor of a processor cannot exceed its processing capacity. The following inequality is a necessary schedulability condition:

\[
\forall k = 1..m, \sum_{A(\tau_i) = p_k} \frac{C_i}{T_i} \leq 1
\]

- **Network use**: To avoid overload, the messages carried along the network per unit of time cannot exceed the network capacity:

\[
\sum_{c_{ij}} \frac{C_{ij}}{T_i} \leq 1
\]

Allocation constraints. Allocation constraints are due to the system architecture. We distinguish three kinds of constraints.

- **Residence**: a task may need a specific hardware or software resource which is only available on specific processors (e.g. a task monitoring a sensor has to run on a processor connected to the input peripheral). This constraint is expressed as a couple \( (\tau_i, \alpha) \) where \( \tau_i \in T \) is a task and \( \alpha \subseteq P \) is the set of available host processors for the task. A given allocation \( A \) must respect:

\[
A(\tau_i) \in \alpha
\]

- **Co-residence**: This constraint enforces several tasks to be assigned to the same processor (they share a common resource). Such a constraint is defined by a set of tasks \( \beta \subseteq T \) and any allocation \( A \) has to fulfil:

\[
\forall (\tau_i, \tau_j) \in \beta^2, A(\tau_i) = A(\tau_j)
\]

- **Exclusion**: Some tasks may be replicated for some fault-tolerance objectives and therefore cannot be assigned to the same processor. It corresponds to a set \( \gamma \subseteq T \) of tasks which cannot be placed together. An allocation \( A \) must satisfy:

\[
\forall (\tau_i, \tau_j) \in \gamma^2, A(\tau_i) \neq A(\tau_j)
\]

An allocation \( A \) is said to be valid if it satisfies allocation and resource constraints. It is schedulable if it satisfies timing constraints. Finally, a solution to our problem is a valid and schedulable allocation of the tasks.
3 Solving the problem

Constraint programming (CP) techniques have been widely used to solve a large range of combinatorial problems. They have proved quite effective in a wide range of applications (from planning and scheduling to finance – portfolio optimization – through biology) thanks to main advantages: declarativity (the variables, domains, constraints description), genericity (it is not a problem dependent technique) and adaptability (to unexpected side constraints).

A constraint satisfaction problem (CSP) consists of a set \( V \) of variables defined by a corresponding set \( D \) of possible values (the so-called domain) and a set \( C \) of constraints. A solution to the problem is an assignment of a value in \( D \) to each variable in \( V \) such that all constraints are satisfied. This mechanism coupled with a backtracking scheme allows the search space to be explored in a complete way. For a deeper introduction to CP, we refer to [2].

3.1 Solving strategy : Logic-based Benders decomposition in CP

Due to space limitation, we only give the basic principles of this technique. Our approach is based on an extension of a Benders scheme. A Benders decomposition [3] is a solving strategy of linear problems that uses a partition of the problem among its variables: \( x, y \). A master problem considers only \( x \), whereas a subproblem tries to complete the assignment on \( y \) and produces a Benders cut added to the master. This cut is the central element of the technique, it is usually a linear constraint on \( x \) inferred by the dual of the subproblem. Benders decomposition can therefore be seen as a form of learning from mistakes.

For a discrete satisfaction problem, the resolution of the dual consists in computing the infeasibility proof of the subproblem (in this case, the dual is called an inference dual) and determining under what conditions the proof remains valid to infer valid cuts. The Benders cut can be seen in this context as an explanation of failure which is learnt by the master. We refer here to a more general Benders scheme called logic Benders decomposition [9] where any kind of subproblems can be used as long as the inference dual of the subproblem can be solved.

We propose an approach inspired from methods used to integrate constraint programming into a logic-based Benders decomposition [4]. The allocation and resource constraints are considered on one side, and schedulability on the other (see Fig. 3). The master problem solved with constraint programming yields a valid allocation. The subproblem checks the schedulability of this allocation, eventually finds out why it is unschedulable and designs a set of constraints, named nogoods which rules out all the assignments which are unschedulable for the same reason.

![Figure 3. Logic-based Benders decomposition to solve an allocation problem](image)

3.2 Master problem

As the master problem is solved using constraint programming techniques, we need first to translate our problem into CSP. The model is based on a redundant formulation using three kinds of variables: \( x, y, w \).

Let us first consider \( n \) integer-valued variables \( x \) which are decision variables and correspond to each task, representing the processor selected to process the task: \( \forall i \in \{1..n\}, x_i \in \{1, ..., m\} \). Then, boolean variables \( y \) indicate the presence of a task on a processor: \( \forall i \in \{1..n\}, \forall p \in \{1..m\}, y_{ip} \in \{0, 1\} \). Finally, boolean variables \( w \) are introduced to express whether a pair of tasks exchanging data are located on the same processor or not: \( \forall c_{ij} = (\tau_i, \tau_j) \in C, w_{ij} \in \{0,1\} \). Integrity constraints are used to enforce the consistency of the redundant model.

One of the main objectives of the master problem is to solve efficiently the assignment part. It handles two kinds of constraints: allocation and resource.

- **Residence**: (cf. Eq. (5)) it consists of forbidden values for \( x \). A constraint is added for each forbidden processor \( p \) of \( \tau_i \): \( x_i \neq p \)
- **Co-residence**: (cf. Eq. (6)) \( \forall(\tau_i, \tau_j) \in \beta^2, x_i = x_j \)
- **Exclusion**: (cf. Eq. (7)) AllDifferent\((x_i | \tau_i \in \gamma)\). An AllDifferent constraint on a set \( V \) of variables ensures that all variables among \( V \) are different.
- **Memory capacity**: (cf. Eq. (2)) \( \forall p \in \{1..m\}, \sum_{i \in \{1..n\}} y_{ip} \mu_i \leq \mu_p \)
- **Utilization factor**: (cf. Eq. (3)) Let \( \text{lcm}(T) \) be the least common multiple of periods of the tasks — utilization factor and network use are reformulated with the \( \text{lcm} \) of task periods because our constraint solver cannot currently handle constraints with both real coefficients and integer variables—. The constraint can be written as follows:

\[
\forall p \in \{1..m\}, \sum_{i \in \{1..n\}} \frac{y_{ip} \text{lcm}(T) \sum C_i}{T_i} \leq \text{lcm}(T)
\]
• Network use: (cf. Eq. (4)) The network capacity is bound by $\delta$. Therefore, the size of the set of messages carried on the network cannot exceed this limit:
\[
\sum_{i \in \{1 \ldots n\} \cap j \in \{1 \ldots n\}} w_{ij} \frac{\text{lcm}(T)C_{ij}}{T_i} \leq \text{lcm}(T)
\]

### 3.3 Subproblem

The subproblem we consider here is to check whether a valid solution produced by the master problem is schedulable or not. A widely chosen approach for the schedulability analysis of a task set $S$ is based on the following necessary and sufficient condition [15]: $S$ is schedulable if and only if, for each task of $S$, its worst-case response time is less or equal to its relative deadline. Thus the subproblem solving leads us to compute worst-case response times for tasks on processors and on messages on the bus. According to the features of the considered task and message models, as well as the processor and bus scheduling algorithms, a “classical” computation can be used and its main results are given in the immediate following.

**Task worst-case response time.** For independent and periodic tasks with a preemptive fixed priority scheduling algorithm, it has been proven that the worst execution scenario for a task $\tau_i$ happens when it is released simultaneously with all the tasks which have a priority higher than $\text{prio}_i$. When $D_i$ is (less or) equal to $T_i$, the worst-case response time for $\tau_i$ is given by [15]:
\[
R_i = C_i + \sum_{\tau_j \in \text{hp}_i(A)} \left( \frac{R_i}{T_j} \right) C_j
\]

where $h_{p_i}(A)$ is the set of tasks with a priority higher than $\text{prio}_i$ and located on the processor $A(\tau_i)$ for a given allocation $A$, and $\lfloor x \rfloor$ calculates the smallest integer $\geq x$. The summation gives us the number of times tasks with higher priority will execute before $\tau_i$ has completed. The worst-case response time $R_i$ can be easily solved by looking for the fix-point of Eq. (8) in an iterative way.

**Message worst-case response time.** As mentioned earlier, message scheduling on the CAN bus can be viewed as a non-preemptive fixed priority scheduling strategy. Thus when doing a worst-case response time equation for a message, Eq. (8) has to be reused with some modifications. First it has to be changed so that a message only can be preempted during its first transmitted bit instead of its whole execution time. Second a blocking time, i.e. the largest time the message might be blocked by a lower priority message, must be added. The resulting worst-case response time equation for the CAN message $M_{ij}$ is [22]:
\[
R_{ij} = C_{ij} + L_{ij}
\]
with
\[
L_{ij} = \sum_{M' \in h_{p_{ij}}(A)} \left( \frac{L_{ij} + \tau_{\text{bit}}}{T_i} \right) C' + \max_{M' \in h_{p_{ij}}(A)} \left\{ C' - \tau_{\text{bit}} \right\}
\]

where $h_{p_{ij}}(A)$ (respectively $l_{p_{ij}}(A)$) is the set of messages derived from the allocation $A$ with a priority higher (respectively lower) than $\text{prio}_{ij}$; $\tau_{\text{bit}}$ is the transmission time for one bit ($\delta_{\text{bit}}$) is in relation with the bus bandwidth $\delta$; $\tau_{\text{bit}} = 1/\delta$; $C'$ is the worst-case transmission time for the message $M'$. Here as well the computation of Eq. (10) can be solved iteratively.

### 3.4 Cooperation between master and subproblem(s)

We now consider a valid allocation (as the one the constraint programming solver may propose) in which some tasks are not schedulable. Our purpose is to explain why this allocation is unschedulable, and to translate this into a new constraint for the master problem.

**Tasks.** The explanation for the unschedulability of a task $\tau_i$ is the presence of tasks with higher priority on the same processor that interfere with $\tau_i$. For any other allocation with $\tau_i$ and $h_{p_i}(A)$ on the same processor, it is sure that $\tau_i$ will still be detected unschedulable. Therefore, the master problem must be constrained so that all solutions where $\tau_i$ and $h_{p_i}(A)$ are together are not considered any further. This constraint corresponds to a NotAllEqual on $x$ — A NotAllEqual on a set $V$ of variables ensures that at least two variables among $V$ take distinct values—:
\[
\text{NotAllEqual} (x_j | \tau_j \in S_i(A) = h_{p_i}(A) \cup \{ \tau_i \})
\]

It is worth noticing that this constraint could be expressed as a linear combination of variables $y$. However, NotAllEqual$(x_1, x_3, x_4)$ excludes the solutions that contain the tasks $\tau_1, \tau_3, \tau_4$ gathered on any processor.

It is easy to see that this constraint is not totally relevant. For example, in Fig. 4, $\tau_4$ that shares a processor with $\tau_1, \tau_2$ and $\tau_3$ misses its deadline. Actually the set $S_4(A) = \{ \tau_1, \tau_2, \tau_3, \tau_4 \}$ explains the unschedulability but it is not minimal in the sense that if we remove one task from it, the set is still unschedulable. Here, the set $S_4(A)' = \{ \tau_1, \tau_2, \tau_4 \}$ is sufficient to justify the unschedulability.

In order to derive more precise explanations (to achieve a more relevant learning), a conflict detection algorithm,
namely QuickXplain [10] (see algorithm 1), has been used to determine a minimal (w.r.t. inclusion) set of involved tasks $S_i(A)’$. A new function is defined, $R_i(X)$, as the worst-case response time of $\tau_i$ as it was scheduled with those tasks belonging to the set $X$ that have priority over it:

$$R_i(X) = C_i + \sum_{\tau_j \in hp_i(A) \cap X} \left[ \frac{R_i(X)}{T_j} \right] C_j$$ (11)

**Algorithm 1 Minimal task set**

QuickXplainTask($\tau_i, A, D_i$)

$X := \emptyset$

$\sigma_1, \ldots, \sigma_{\#hp_i(A)}$ {an enumeration of $hp_i(A)$. The enumeration order of $hp_i(A)$ may have an effect on the content of the returned minimal task set}

**while** $R_i(Y) \le D_i$ **do**

$k := 0$

$Y := X$

**while** $R_i(Y) \le D_i$ **do**

$k := k + 1$

$Y := Y \cup \{\sigma_k\}$ {according to the enumeration order}

**end while**

$X := X \cup \{\tau_i\}$

**end while**

**return** $X \cup \{\tau_i\}$

Messages. The reasoning is quite similar. If a message $M_{ij}$ is found unschedulable, it is because of the messages in $hp_{ij}(A)$ and the longest message in $lp_{ij}(A)$. We denote $M_{ij}(A)$ their union together with $\{M_{ij}\}$. The translation of this information in terms of constraint yields to:

$$\sum_{M_{ab} \in M_{ij}(A)} w_{ab} < \#M_{ij}(A)$$

where $\#M$ stands for the cardinality of $M$.

It is equivalent to a NotAllEqual constraint on a set of messages since to be met it requires that at least one message of $M_{ij}(A)$ "disappear" ($w_{ab} = 0$).

Like for tasks, so as to reduce the set of involved messages, QuickXplain has been implemented, using a similar adaptation of Eq. (9) and (10). It returns a minimal set of messages $M_{ij}(A)’$.

Integration of nogoods in constraint programming solver. Dynamic integration of nogoods at any step of the search performed by the MAC (Maintaining arc consistency) algorithm of the constraint solver is based on the use of explanations. Explanations consist of a set of constraints and record enough information to justify any decision of the solver such as a reduction of domain or a contradiction. Dynamic addition/retraction of constraints are possible when explanations are maintained [12].

For example, the addition of a constraint at a leaf of the tree search will not lead to a standard backtracking from that leaf (which could be very inefficient as a wrong choice may exist at the beginning of the search because the constraint was not known at that time). Instead, the solver will jump (MAC-CBJ for conflict directed backjumping) to a node appearing in the explanation and therefore responsible for the contradiction raised by the new constraint. More complex and more efficient techniques such as MAC-DBT (for dynamic backtracking) exist to perform intelligent repair of the solution after the addition or retraction of a constraint.

**4 Applying the method to an example**

An example to illustrate the theory is developed hereafter. It will show how the cooperation between master-and sub-problems is performed. Table 1 shows the characteristics of the considered hardware architecture (with 4 processors) and Table 2 those of the software architecture (with 20 tasks). The entry "$x, y \rightarrow j$" for the task $\tau_i$ indicates an edge $c_{ij}$ with $C_{ij} = x$ and $\text{prio}_{ij} = y$.

<table>
<thead>
<tr>
<th>$p_1$</th>
<th>$p_0$</th>
<th>$p_1$</th>
<th>$p_2$</th>
<th>$p_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$m_i$</td>
<td>102001</td>
<td>280295</td>
<td>360241</td>
<td>41617</td>
</tr>
</tbody>
</table>

**Table 1. Processor characteristics**

<table>
<thead>
<tr>
<th>$\tau_i$</th>
<th>$T_i$</th>
<th>$C_i$</th>
<th>$\mu_i$</th>
<th>$\text{prio}_{ij}$</th>
<th>Message</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_0$</td>
<td>36000</td>
<td>2190</td>
<td>21243</td>
<td>1</td>
<td>600,1 → 13</td>
</tr>
<tr>
<td>$\tau_1$</td>
<td>2000</td>
<td>563</td>
<td>5855</td>
<td>6</td>
<td>500,3 → 8</td>
</tr>
<tr>
<td>$\tau_2$</td>
<td>3000</td>
<td>207</td>
<td>2152</td>
<td>15</td>
<td>600,7 → 7</td>
</tr>
<tr>
<td>$\tau_3$</td>
<td>8000</td>
<td>2187</td>
<td>21213</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>$\tau_4$</td>
<td>72000</td>
<td>17690</td>
<td>168055</td>
<td>7</td>
<td>300,4 → 9</td>
</tr>
<tr>
<td>$\tau_5$</td>
<td>4000</td>
<td>667</td>
<td>6670</td>
<td>8</td>
<td>800,5 → 19</td>
</tr>
<tr>
<td>$\tau_6$</td>
<td>12000</td>
<td>3662</td>
<td>30253</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>$\tau_7$</td>
<td>3000</td>
<td>269</td>
<td>2743</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>$\tau_8$</td>
<td>2000</td>
<td>231</td>
<td>2263</td>
<td>12</td>
<td>100,6 → 18</td>
</tr>
<tr>
<td>$\tau_9$</td>
<td>72000</td>
<td>6161</td>
<td>59761</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>$\tau_{10}$</td>
<td>12000</td>
<td>846</td>
<td>8206</td>
<td>4</td>
<td>200,2 → 15</td>
</tr>
<tr>
<td>$\tau_{11}$</td>
<td>36000</td>
<td>5836</td>
<td>60694</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>$\tau_{12}$</td>
<td>9000</td>
<td>2103</td>
<td>20399</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>$\tau_{13}$</td>
<td>36000</td>
<td>5535</td>
<td>54243</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>$\tau_{14}$</td>
<td>18000</td>
<td>3905</td>
<td>41002</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>$\tau_{15}$</td>
<td>12000</td>
<td>1412</td>
<td>14402</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>$\tau_{16}$</td>
<td>6000</td>
<td>1416</td>
<td>14301</td>
<td>17</td>
<td>700,8 → 17</td>
</tr>
<tr>
<td>$\tau_{17}$</td>
<td>6000</td>
<td>752</td>
<td>7369</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td>$\tau_{18}$</td>
<td>2000</td>
<td>538</td>
<td>5487</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>$\tau_{19}$</td>
<td>4000</td>
<td>1281</td>
<td>12425</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

**Table 2. Task and message characteristics**

The problem is constrained by:

- residence constraints:
  - $CC_1: \tau_0$ must be allocated to $p_0$ or $p_1$ or $p_2$.
  - $CC_2: \tau_{10}$ must be allocated to $p_1$ or $p_2$.
  - $CC_3: \tau_{17}$ must be allocated to $p_0$ or $p_3$. 
co-residence constraint:
- $CC_4: \tau_7, \tau_{17}$ and $\tau_{19}$ must be on the same processor.

exclusion constraints:
- $CC_5: \tau_3, \tau_{11}$ and $\tau_{12}$ must be on different processors.

To start the resolution process, the solver for the master problem finds a valid solution in accordance with $CC_1$, $CC_2$, $CC_3$, $CC_4$ and $CC_5$. How the constraint programming solver finds such a solution is here out of our purpose. The valid solution it returns is:

- processor $p_0: \tau_2, \tau_5, \tau_7, \tau_8, \tau_9, \tau_{17}, \tau_{19}$.
- processor $p_1: \tau_4, \tau_6, \tau_{12}, \tau_{13}$.
- processor $p_2: \tau_0, \tau_{11}, \tau_{14}, \tau_{15}, \tau_{16}$.
- processor $p_3: \tau_1, \tau_3, \tau_{10}, \tau_{18}$.

One deduces that messages are $M_{0,13}$, $M_{1,8}$, $M_{4,9}$, $M_{8,18}$, $M_{10,15}$, and $M_{16,17}$.

It is easy to check it is a valid solution by considering allocation and resource constraints:

- $\mu_2 + \mu_5 + \mu_7 + \mu_8 + \mu_9 + \mu_{17} + \mu_{19} = 93383 \leq m_0$;
- $\mu_4 + \mu_6 + \mu_{12} + \mu_{13} = 278950 \leq m_1$;
- $\mu_0 + \mu_{11} + \mu_{14} + \mu_{15} + \mu_{16} = 151642 \leq m_2$;
- $\mu_1 + \mu_3 + \mu_{10} + \mu_{18} = 40761 \leq m_3$;
- $\frac{C_4}{T_2} + \frac{C_4}{T_5} + \frac{C_4}{T_7} + \frac{C_4}{T_8} + \frac{C_4}{T_9} + \frac{C_4}{T_{17}} + \frac{C_4}{T_{19}} = 0.972 \leq 1$;
- $\frac{C_4}{T_4} + \frac{C_6}{T_6} + \frac{C_4}{T_{12}} + \frac{C_4}{T_{13}} = 0.938 \leq 1$;
- $\frac{C_4}{T_6} + \frac{C_4}{T_{11}} + \frac{C_4}{T_{14}} + \frac{C_4}{T_{15}} + \frac{C_4}{T_{16}} = 0.794 \leq 1$;
- $\frac{C_4}{T_0} + \frac{C_4}{T_{10}} + \frac{C_4}{T_{12}} + \frac{C_4}{T_{16}} = 0.894 \leq 1$.
- $\frac{C_{0,13}}{T_0} + \frac{C_{4,8}}{T_4} + \frac{C_{4,9}}{T_4} + \frac{C_{8,15}}{T_4} + \frac{C_{8,16}}{T_{10}} + \frac{C_{10,15}}{T_{16}} + \frac{C_{16,17}}{T_{16}} = 0.454 \leq 1$.

The subproblem checks now the schedulability of the valid solution. The schedulability analysis proceeds in three steps.

**First step: analysing the schedulability of tasks.** The worst-case response time for each task is obtained by application of Eq. (8) and it is compared with its relative deadline. Here $\tau_5, \tau_{12}, \tau_{16}$ and $\tau_{19}$ are found unschedulable.

**Second step: analysing the schedulability of messages.** The worst-case response time for each message is obtained by application of Eq. (9) and Eq. (10) and it is compared with its relative deadline. Here $M_{1,8}$ is found unschedulable.

**Third step: explaining why this allocation is not schedulable.** The unschedulability of $\tau_5$ is due to the interference of higher priority tasks on the same processor: $h_{p_0} = \{\tau_2, \tau_7, \tau_8, \tau_9, \tau_{17}\}$. By applying QUICKXPLAIN-TASK (see algorithm 1) with $h_{p_0}$ ordered by increasing index, we find $S_5(A)' = \{\tau_5, \tau_9\}$ as minimal set. Consequently, the explanation of the unschedulability is translated into the new constraint:

$CC_6 : \text{NotAllEqual}\{x_5, x_9\}$

In the same way, by applying QUICKXPLAIN-TASK:

- for $\tau_{12}: CC_7 : \text{NotAllEqual}\{x_6, x_{12}, x_{13}\}$,
- for $\tau_{16}: CC_8 : \text{NotAllEqual}\{x_{11}, x_{16}\}$,
- for $\tau_{19}: CC_9 : \text{NotAllEqual}\{x_9, x_{19}\}$

For $M_{1,8}$, we have:

$M_{1,8}(A) = \{M_{0,13}, M_{1,8}, M_{4,9}, M_{8,18}, M_{16,17}\}$.

QUICKXPLAIN returns $\{M_{0,13}, M_{1,8}, M_{4,9}, M_{16,17}\}$ as $M_{1,8}(A)'$ the minimal set. An other constraint is created:

$CC_{10} : w_{0,13} + w_{1,8} + w_{4,9} + w_{16,17} < 4$

These new constraints $CC_6, CC_7, CC_8, CC_9$ and $CC_{10}$ are added to the master problem. They define a new problem for which it has to search for a valid solution and so on.

After 20 iterations between the master problem and the subproblem, this allocation problem is proven without solution. This results from 78 constraints learnt all along the solving process. This example has been solved using ĖDIPE (see Section 5). On a computer with a G4 processor (800MHz), its computing time was 10.3 seconds.

## 5 Experimental results

We have developed a dedicated tool named ĖDIPE [6] that implements our solving approach (CPRTA). It is based on the CHOCO [13] constraint programming system and PALM [11], an explanation-based constraint programming system.

For the allocation problem, no specific benchmarks are available as a point of reference in the real-time community. Experiments are usually done on didactic examples [21, 1] or randomly generated configurations [18, 16]. We opted for this last solution. Our generator takes several parameters into account:

- $n, m, mes$: the number of tasks, processors (experiments have been done on fixed sizes: $n = 40$ and $m = 7$) and edges;
- $\%_{global}$: the global utilization factor of processors;
- $\%_{mem}$: the memory over-capacity, i.e. the amount of additional memory available on processors with respect to the memory needs of all tasks;
### 5.1 Results

Table 4 summarizes some of the results of experiments with CPRTA. We do not give the results for all the intermediate classes of problems (like 1-1-1-1, 2-1-1-1, etc.) because they are easily solved and they do not exhibit a specific behaviour. \%RES gives the number of problem instances successfully solved (a schedulable solution has been found or it has been proven that none exists) within the time limit of 10 minutes per instance. \%VAL gives the percentage of schedulable solutions found (thus \%RES − \%VAL gives the percentage of inconsistent problems). ITER is the number of iterations between the master problem and the subproblem. CPU is the mean computation time in seconds. NOG is the number of nogoods inferred from the subproblem. The data are obtained in average (on instances solved within the required time) on 100 instances (40 tasks, 7 processors) per class of difficulty with a Pentium 4 (3 GHz).

First, by examining the CPU column, we notice that CPRTA still remains very efficient in spite of its seeming complexity. Moreover as measured by ITER and NOG, the cooperation between master and sub-problems is quite significant and the learning is of some importance.

The lines 1 to 5 in Table 4 show results for high difficulty classes without communications between tasks. The results in lines 1 to 3 are very good. They illustrate the basic ability of constraint programming to consider memory and allocation constraints. Lines 4 and 5 display some performances that are going down when the schedulability difficulty increases. Indeed, the schedulability constraints set is empty at the beginning of the search. Therefore, all the knowledge dealing with schedulability has to be learnt from the subproblem. Furthermore, learning is only effective when a valid solution is produced by the master problem solver and as a consequence it is not really integrated into the constraint programming algorithm. To improve CPRTA performances from this point of view, a new approach is now being developed that integrates schedulability analysis into the constraint programming algorithm so as not "to delay" its taking into account —it is not a Benders decomposition, it is a new constraint defined from schedulability properties—.

The lines 6 to 8 deal with allocation problems where tasks may communicate. Once more, one can notice that when data exchanges increase (and thus message exchanges on the bus too), the CPRTA performances decrease. Reasons are the same as those of task schedulability: the more the messages are on the bus, the more their scheduling becomes difficult. Moreover, we have observed that nogoods inferred from message unschedulability are usually "weaker" (the search space cut is smaller) than the ones inferred from task unschedulability. Learning is then less efficient for this kind of problems. As for

<table>
<thead>
<tr>
<th>Mem.</th>
<th>%mem</th>
<th>Alloc.</th>
<th>%res</th>
<th>%co-res</th>
<th>%exe</th>
<th>Sched.</th>
<th>%global</th>
<th>Mes.</th>
<th>mes/n</th>
<th>%msize</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>60</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>40</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>30</td>
<td>2</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>2</td>
<td>60</td>
<td>2</td>
<td>0.5</td>
<td>70</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>3</td>
<td>33</td>
<td>33</td>
<td>33</td>
<td>3</td>
<td>90</td>
<td>3</td>
<td>0.875</td>
<td>150</td>
</tr>
</tbody>
</table>

Table 3. Details on difficulty classes
tasks, we hope to improve CPRTA by integrating the network schedulability as a global constraint into the master problem.

<table>
<thead>
<tr>
<th>cat.</th>
<th>%RES</th>
<th>%VAL</th>
<th>ITER</th>
<th>CPU</th>
<th>NOG</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2-2-2-1</td>
<td>100.0</td>
<td>56.0</td>
<td>13.5</td>
<td>1.6</td>
</tr>
<tr>
<td>2</td>
<td>3-2-2-1</td>
<td>98.0</td>
<td>57.0</td>
<td>31.0</td>
<td>10.4</td>
</tr>
<tr>
<td>3</td>
<td>2-3-2-1</td>
<td>99.0</td>
<td>19.0</td>
<td>6.6</td>
<td>1.4</td>
</tr>
<tr>
<td>4</td>
<td>1-1-3-1</td>
<td>74.0</td>
<td>74.0</td>
<td>95.7</td>
<td>115.7</td>
</tr>
<tr>
<td>5</td>
<td>2-2-3-1</td>
<td>67.0</td>
<td>12.0</td>
<td>8.3</td>
<td>33.2</td>
</tr>
<tr>
<td>6</td>
<td>2-2-2-2</td>
<td>98.0</td>
<td>69.0</td>
<td>21.1</td>
<td>7.5</td>
</tr>
<tr>
<td>7</td>
<td>1-2-2-3</td>
<td>66.0</td>
<td>43.0</td>
<td>188.3</td>
<td>70.5</td>
</tr>
<tr>
<td>8</td>
<td>2-2-2-3</td>
<td>47.0</td>
<td>30.0</td>
<td>137.7</td>
<td>66.8</td>
</tr>
</tbody>
</table>

Table 4. Average results on 100 instances randomly generated into classes of problems

5.2 Comparison with simulated annealing

As to get comparative performances for CPRTA, a simulated annealing (SA) algorithm, inspired from [21], has been implemented. In [21] the energy function takes into account residence, exclusion and memory constraints as well as task deadline constraints. To be consistent with the CPRTA model, the schedulability of messages on the CAN bus and co-residence constraints have been integrated too. The implementation has been optimized so as to reduce computation times of this energy function.

SA is a heuristic method. As a consequence, in our case, it can only conclude on problems with a solution. Therefore, in Table 5 only CPRTA results for such problems are compared to SA. As seen on Table 5, except for problems for which CPRTA must be improved (see Section 5.1), CPRTA produces as satisfactory results as SA does, but with better computation times. Introduction of schedulability as a constraint into the master problem should improve CPRTA, and certainly increases its efficiency in a significant manner. Moreover, it should be pointed out that even if CPRTA is sometimes less efficient than SA, CPRTA solves on average more problems than SA does if we take into account problems without solution.

<table>
<thead>
<tr>
<th>cat.</th>
<th>%VAL</th>
<th>CPU</th>
<th>%VAL</th>
<th>CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-2-1</td>
<td>56.0</td>
<td>4.7</td>
<td>56.0</td>
<td>2.4</td>
</tr>
<tr>
<td>3-2-1</td>
<td>53.0</td>
<td>50.8</td>
<td>57.0</td>
<td>17.4</td>
</tr>
<tr>
<td>2-3-1</td>
<td>16.0</td>
<td>35.5</td>
<td>19.0</td>
<td>4.1</td>
</tr>
<tr>
<td>1-1-1</td>
<td>99.0</td>
<td>3.2</td>
<td>74.0</td>
<td>115.7</td>
</tr>
<tr>
<td>2-2-2</td>
<td>20.0</td>
<td>113.9</td>
<td>12.0</td>
<td>60.82</td>
</tr>
<tr>
<td>1-2-3</td>
<td>68.0</td>
<td>18.1</td>
<td>69.0</td>
<td>10.0</td>
</tr>
<tr>
<td>2-2-3</td>
<td>64.0</td>
<td>52.0</td>
<td>43.0</td>
<td>27.4</td>
</tr>
<tr>
<td>2-2-3</td>
<td>62.0</td>
<td>59.1</td>
<td>30.0</td>
<td>58.6</td>
</tr>
</tbody>
</table>

Table 5. Comparison between CPRTA and SA

6 Explanations

In comparison with other search methods, using a constraint solver may help "intrinsically" to answer some classical queries when a problem is proven without solution such as: why does my problem have no solution? Usually, when the domain of a variable of a CSP becomes empty (no value exists that will respect all the constraints on that variable), basic constraint programming systems notify the user that there is no solution. Nevertheless, thanks to the versatility of the explanation-based constraint approach we use, those relevant constraints, which explain the failure, are made available in addition [11].

Thus in the case of an allocation problem for which no solution has been found, we analyse the set of constraints that is returned to explain the problem inconsistency. There can be many reasons to explain inconsistency. At the design level, we would like to be able to incriminate high level characteristics of the system such as: allocation constraints, schedulability requirements of tasks, processors or network limitation. However, two points of view, based on the software or hardware architecture, can be adopted. We will first focus on the characteristics of the software architecture by analysing how each task is "responsible" for the failure. We will give there some insight on the way a critical task from the schedulability point of view can be identified. Each failure of the search process due to schedulability is analysed and transformed into a constraint that encapsulates an accurate reason for this failure. The study of those criteria may lead to the guilty tasks. The rationale of this evaluation is based on the following remarks:

- The more a task appears within a nogood, the more this task has an impact on the schedulability inconsistency.
- The level of propagation performed by a nogood (e.g. NotAllEqual(x_i) or \( \sum w_{ij} < B \)), i.e its impact within the proof is strongly related to its size (the number of tasks it involves). "Small" NotAllEqual have stronger impact.

In its general form, a constraint (learnt from a nogood) is defined by NotAllEqual(x_i) or \( \sum w_{ij} < B \) (see Section 3.4). We denote NAE the set of constraints in the NotAllEqual form and SUM the set of constraints in the second form. For a task \( \tau_i \), a constraint criterion \( C_i \) is evaluated:

\[
C_i = \sum_{c \in \text{NAE}} \frac{1}{\#c} + \sum_{c \in \text{SUM}} \sum_{\exists j, w_{ij} \in c \vee w_{ji} \in c} \frac{1}{\#c}
\]

This criterion considers the presence of a task in each constraint and its impact. Bigger \( C_i \) is, bigger the impact of \( \tau_i \) on the inconsistency. By studying tasks with high \( C_i \) and understanding why they have such an impact on the
inconsistency (e.g. low priority allocation, too large processor utilization), it is possible to change some requirements (e.g. by adapting priorities, or choosing a different version for a task with an other period) and so to obtain a solution for the problem.

Table 6 gives $C_i$ obtained on the example of the Section 4 with EDiPE [6]. Task $\tau_{19}$ has the biggest $C_i$. This task has a low priority together with a high processor utilization ($C_{19}/T_{19} = 0.32$). By just changing its priority to the highest one, and reusing CPRTA, we found a solution for this problem.

Notice that this process consists in analysing the final set of constraints with a heuristic based on the information gathered during the search. This process can be generalized to memory and allocation constraints by the use of a specific search technique [19] even if explicit reasons for failure on memory or allocation are not kept in memory in our current approach (contrary to schedulability one).

<table>
<thead>
<tr>
<th>$\tau_i$</th>
<th>$C_i$</th>
<th>$\tau_i$</th>
<th>$C_i$</th>
<th>$\tau_i$</th>
<th>$C_i$</th>
<th>$\tau_i$</th>
<th>$C_i$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{19}$</td>
<td>6.33</td>
<td>$\tau_{13}$</td>
<td>4.78</td>
<td>$\tau_2$</td>
<td>3.22</td>
<td>$\tau_3$</td>
<td>2.53</td>
</tr>
<tr>
<td>$\tau_{14}$</td>
<td>5.98</td>
<td>$\tau_9$</td>
<td>3.95</td>
<td>$\tau_1$</td>
<td>2.85</td>
<td>$\tau_{16}$</td>
<td>2.25</td>
</tr>
<tr>
<td>$\tau_{11}$</td>
<td>5.98</td>
<td>$\tau_6$</td>
<td>3.83</td>
<td>$\tau_{10}$</td>
<td>2.77</td>
<td>$\tau_{18}$</td>
<td>1.97</td>
</tr>
<tr>
<td>$\tau_5$</td>
<td>5.42</td>
<td>$\tau_7$</td>
<td>3.45</td>
<td>$\tau_4$</td>
<td>2.65</td>
<td>$\tau_8$</td>
<td>1.73</td>
</tr>
<tr>
<td>$\tau_{12}$</td>
<td>5.42</td>
<td>$\tau_{15}$</td>
<td>3.32</td>
<td>$\tau_{17}$</td>
<td>2.55</td>
<td>$\tau_0$</td>
<td>1.15</td>
</tr>
</tbody>
</table>

Table 6. Constraint criterions computed on example

7 Conclusion and future work

In this paper, we present an original and complete approach (CPRTA) to solve a hard real-time allocation problem. We use a decomposition method which is built on a logic Benders decomposition scheme. The whole problem is split into a master problem handling allocation and resource constraints and a subproblem for timing constraints. A rich interaction between master and subproblems is performed with the computation of minimal sets of unschedulable tasks and messages. It implements a kind of learning technique in an effort to combine the various issues into a solution that satisfies all constraints.

One important specificity of CPRTA is its completeness, i.e., if a problem has no solution, the search algorithm is able to prove it. Moreover it offers good potential means for building an analysis able to give an aid to the user in case of failure.

The results produced by our experiments encourage us to go a step further. Further works concern the inclusion of (task and message) schedulability analysis into the search process of the CP algorithms in the form of a global constraint. This should improve efficiency of CPRTA for hard-schedulability-constrained problems. Another interesting work deals with the explanation of failure. Our aim is to integrate into the design process an intelligent tool based on CPRTA ables to return pertinent explanations justifying the failure. We need to go deeper in that way and to try it out on some concrete cases.

References