A high speed programmable focal-plane SIMD vision chip. Analog Integrated Circuits and Signal Processing

Abstract : A high speed analog VLSI image acquisition and low-level image processing system is presented. The architecture of the chip is based on a dynamically reconfigurable SIMD processor array. The chip features a massively parallel architecture enabling the computation of programmable mask-based image processing in each pixel. Each pixel include a photodiode, an amplifier, two storage capacitors, and an analog arithmetic unit based on a four-quadrant multiplier architecture. A 64 × 64 pixel proof-of-concept chip was fabricated in a 0.35 μm standard CMOS process, with a pixel size of 35 μm × 35 μm. The chip can capture raw images up to 10,000 fps and runs low-level image processing at a framerate of 2,000–5,000 fps
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-00482760
Contributeur : Dominique Ginhac <>
Soumis le : mardi 11 mai 2010 - 13:43:13
Dernière modification le : samedi 6 février 2016 - 01:09:23
Document(s) archivé(s) le : jeudi 16 septembre 2010 - 14:08:36

Fichier

aicsp-final-online.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Dominique Ginhac, Jérôme Dubois, Barthélémy Heyrman, Michel Paindavoine. A high speed programmable focal-plane SIMD vision chip. Analog Integrated Circuits and Signal Processing. Analog Integrated Circuits and Signal Processing, Springer Verlag, 2010, 65 (3), pp.389-398. <10.1007/s10470-009-9325-7>. <hal-00482760>

Partager

Métriques

Consultations de
la notice

270

Téléchargements du document

300