Flexibility of Class E HPA for Cognitive Multi-Radio Architecture
Antoine Diet, Fabien Robert, Martha Suarez, Vaclav Valenta, Luis Montes, Christian Ripoll, Martine Villegas, Genevieve Baudoin

To cite this version:

HAL Id: hal-00447424
https://hal.archives-ouvertes.fr/hal-00447424
Submitted on 14 Jan 2012

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Abstract – This paper consists in the analysis and simulation of two topologies of high efficiency power amplifier (HPA) in the context of the cognitive multi-radio architecture. More precisely, the goal is to study the possibility of front-end radio standards flexibility using a class E HPA. Two main topologies are studied, serial and parallel, and simulations under ADS software are performed in order to validate the proposed tuning of the HPA. Results encourage possibilities of providing efficient and constant power amplification from almost 1 to 5 GHz.

Keywords – Class E HPA, Cognitive Multi-radio.

I - COGNITIVE MULTI-RADIO STANDARDS

Nowadays, wireless applications tend to higher data rate transfer for Wireless Local, Rural and Personal Area Networks (WLAN, WRAN, WPAN). Increasing number of standards brings cognitive radio and multi-radio principles to first plan. Coexistence of different wireless standards on a same device is necessary to satisfy users who want ubiquitous connection. This coexistence should not imply an increase on the size of the device or a reduction of its battery life. A universal transmitter architecture, able to generate all the different standard waveforms will be the best solution. This concept is known as multi-radio transmitter and implies flexibility of each stage of the communication chain. A classical digital communication wireless architecture in the case of a mobile phone is represented on figure 1. The three principal parts can be clearly distinguished between (i) digital baseband, (ii) baseband analog/RF and (iii) RF front/back-end. In this paper we will then focus on the RF front-end part consisting from driver/HPA to the antenna. We envisage a multi-radio architecture able to support existing standards between 900 MHz and 6 GHz. Principal parameters to consider in a multi-radio signal are bandwidth, power dynamic range and envelope magnitude range (expressed by the Peak to Average Power Ratio – PAPR) which depend on the modulation type. From the mobile multi-radio transmitter point of view, key aspects are power efficiency and linearity. Moreover, transmitted signal is limited to the frequency band assigned by local regulation and must respect established limits of adjacent channel power ratio (ACPR) and power spectrum emission mask. If required, transmitter must be able to adjust its output power over a defined range. Multi-radio architecture should handle variations of above enounced parameters respecting standards requirements. Especially, allowed maximum output power in mobile terminals differs from a standard to another.

Figure 1 : typical wireless mobile phone architecture

In the difficult task to design a cognitive/multi-radio, the RF front-end part appears to be an entire flexible combination of RF blocks with high efficiency behaviour. The frequency of operation of this part is often subject to tradeoffs between efficiency, linearity and output power. The goal is here to find a highly efficient and frequency adaptable HPA to provide the needed tunability for the multi-radio. Second part will present directly switched mode class E HPA [1-2-3] where the flexibility is discussed. Power control and amplitude information can be restored with supply modulation [4-5] or using Sigma-Delta modulation [6]. The third part will summarized the frequency tuning possibilities in terms of efficiency, output power and linearity of such HPAs using a simple model of MESFET.

II - THE FLEXIBLE HPA OF THE FRONT-END

A. Principle of the flexible HPA

RF Power Amplifiers (PAs/HPAs) can be classified into two classes of operation [5] : (i) linear and quasi-linear low efficient polarised classes such as A, B, AB and C ones.
and switched high efficient but constant power driven classes such as D, S, E and F ones and their variations. Choosing a low efficient PA is avoided because interesting linearisation techniques of the architecture using switched PAs have been demonstrated since years, [5] is one example and the task here will not be to develop that point. Providing amplitude information is possible with a switched PA and the idea here is to focus on the frequency tuning possibility. The highest efficient PA is chosen for our study and the principle of our front-end co-design is illustrated on figure 2.

Figure 2 : front-end co-design principle for the multi-radio architecture

The idea is to design directly the output matching network of the switched PA with the antenna characteristics. As the flexibility implies the transmission in several bands between 900 MHz and 6 GHz, the antenna should be designed with a multi-band characteristic. The front-end needs to be multi-bands, so it is preferable to design a band pass transfer function profile from the output of the transistor to the emitted wave (including the antenna). The goal is to control the optimum frequency of the HPA on the whole bandwidth while keeping efficiency and linearity (sinusoidal signal recovery) and if possible constant output power (to decorrelate this study with dynamic power control and amplitude restoration tasks). We focused on the famous class E HPA [1-2-3] and plan to tune the frequency by variation of parallel shunt capacitor. This can be accomplished with the insertion of RF MESFET switched or perhaps varactor diodes as will be discussed in the last part.

B. Class E HPA topologies

Designing of a class E HPA is based on several hypotheses for maximisation of the efficiency [1-2-3-5]. The switching of the transistor is often considered as ideal, which is an infinite to zero resistance. In the case of a MESFET transistor, we will introduce serial resistance $R_{DS}$ in parallel with the parasitic capacitor $C_{DS}$ at “on” state for the switch. At “off” state, the transistor may be abusively considered as $C_{DS}$ only for simplicity. This will results in sub-optimal efficiency in next part even if a parallel shunt capacitor is always present in class E topologies and can absorb this parasitic capacitance in theory. Goal of the high efficient switching is to present a inductive load to the output of the transistor in order to produce a better transient behaviour compared to ideal switch [1-2-3] : maximum voltage at zero current and maximum current at zero behaviour. The RF frequency $\omega_{RF}$ of the design is so an un-tuned frequency of the output network, lower than the resonance frequency $\omega_0$ because the impedance is inductive. Any recovery between current and voltage at the drain (for a MESFET here) will cause dissipation power and so, a reduction of the drain efficiency. The class E HPA is often additively tuned with a $L_0-C_0$ serial resonance of infinite Q in the theoretical calculus. Taking into account the (finite) value of Q, results in an additional reduction of the drain efficiency. Indeed, the presence of $L_0-C_0$ will seriously complicate and lower the tuning possibilities of the class E HPA. To put it in a nutshell, the class E HPA consists in the design of an output network providing an inductive load to a switched transistor. There are mainly two possibilities as expressed in [2] and [3]. Including additional hypothesis such as the null of voltage derivate at the “off” state enables the definition of optimal values of the load resistance, shunt capacitor and the serial or parallel inductor.

The first topology (number 1) is presented as the classical serial inductor class E topology whose idealised equations were derived in [2] and are summarized by the figure 3 and its following equations.

![figure 3](image)

Figure 3 : First topology for the class E (serial inductor)

\[
R_1 = \frac{V_{DC}^2}{P_{RF}} 0.5728
\]
\[
L_1 = \frac{1.152}{\omega_{RF}} R_1 = \frac{x_1}{R_1} R_1 = \frac{X_1}{\omega_{RF}}
\]
\[
C_1 = \frac{0.1836}{\omega_{RF}} R_1 = \frac{b_1}{\omega_{RF}} R_1 = \frac{B_1}{\omega_{RF}}
\]

As can be seen, the first topology employs a PI network and need a polarisation inductance for the drain voltage supply. Equivalent RF schematic is so composed of the RF switch (the transistor) and the PI network composed by $Z_{p}$, $Z_{s}$ and the load resistance $Z_{ch} (= R_1$ here). At the RF frequency of switching, $L_0-C_0$ can be avoided.

The second topology (number 2) is presented as the parallel tuned HPA by [3] and is more recent. Its design employs a parallel inductor in order to suppress the polarisation inductance. This topology is illustrated by the figure 4 and dedicated optimum values for the load resistance $R_2$ and parallel capacitor $C_2$ and inductor $L_2$. As was the case for the first topology, the equivalent RF circuit consists in a switched transistor and a PI network with parallel, serial and load impedance. Of course the expression of $Z_{p}$, $Z_{s}$ and $Z_{ch}$ are dependant on the topology.
calculation of transfer matrix electrically modelled by the network of figure 5 and acts like a source of voltage $V_{\text{drain}}$ establishing a current $I_{\text{drain}}$ included in the matrix. This model supposes that the transistor by figure 5 is so equal to 0 as the load impedance has been and $I_{\text{drain}}$ (due to the fact that $I_{\text{out}} = 0$) that is no more than the input impedance $Z_{\text{in}}$ of the circuit.

As mentioned, both topologies for the class E can be electrically modelled by the network of figure 5 and calculation of transfer matrix $\mathbf{T}$ developed in function of $Z_p$, $Z_s$ and $Z_{\text{ch}}$. The expression of the output voltage $V_{\text{RF}}$ present on the load impedance can be derived. The $I_{\text{out}}$ current defined by figure 5 is so equal to 0 as the load impedance has been included in the matrix. This model supposes that the transistor acts like a source of voltage $V_{\text{drain}}$ establishing a current $I_{\text{drain}}$ in the equivalent input impedance $Z_{\text{in}}$ of the circuit.

As mentioned, both topologies for the class E can be electrically modelled by the network of figure 5 and calculation of transfer matrix $\mathbf{T}$ developed in function of $Z_p$, $Z_s$ and $Z_{\text{ch}}$. The expression of the output voltage $V_{\text{RF}}$ present on the load impedance can be derived. The $I_{\text{out}}$ current defined by figure 5 is so equal to 0 as the load impedance has been included in the matrix. This model supposes that the transistor acts like a source of voltage $V_{\text{drain}}$ establishing a current $I_{\text{drain}}$ in the equivalent input impedance $Z_{\text{in}}$ of the circuit.

Figure 4: Second topology for the class E (parallel inductor)

$$R_2 = \frac{V_{\text{DC}}^2}{P_{\text{RFout}}} \cdot 1.365$$

$$L_2 = \frac{0.732}{\omega_{\text{RF}}} \cdot R_2 = \frac{x_2 R_2}{\omega_{\text{RF}}} = \frac{x_2}{\omega_{\text{RF}}}$$

$$C_2 = \frac{0.685}{\omega_{\text{RF}}} \cdot R_2 = \frac{b_2}{\omega_{\text{RF}}} \cdot R_2 = \frac{b_2}{\omega_{\text{RF}}}$$

Figure 5: Electrical model of both topologies for class E HPAs

A figure 5 analysis demonstrates the expression of the output voltage $V_{\text{RF}}$ to be independent of the load impedance... This is not correct if we forget the two others elements of the matrix that drives to an equation linking $V_{\text{drain}}$ and $I_{\text{drain}}$ (due to the fact that $I_{\text{out}} = 0$) that is no more than the expression of the input impedance of the network $Z_{\text{in}}$. Both $V_{\text{drain}}$ and $I_{\text{drain}}$ are so highly affected by the impedance of the network, which means the transistor cannot be considered as a constant Thevenin or Norton equivalent source. The key parameter of the class E topology is so the theoretical value of the input impedance $Z_{\text{in}}$ that we will derive in cases 1 and 2. Thanks to notations of figure 3 and 4, we find the following results at the frequency of operation $\omega_{\text{RF}}$ (switching frequency of the transistor) for the input impedances.

$$Z_{\text{in1}} (\omega_{\text{RF}}) = R_1 \left[ 1 + j \left( x_1 - b_1 \left( 1 + x_1^2 \right) \right) \right] \left[ 1 - 2 x_1 b_1 + b_1^2 \left( 1 + x_1^2 \right) \right]$$

$$Z_{\text{in}} (\omega_{\text{RF}}) = R_1 \left[ 1.5262 + j 1.1064 \right] = 1.8849 \cdot \text{R}_1 \cdot e^{j36^\circ}$$

$Z_{\text{in1}}$ is the optimal impedance for the first topology (shunt capacitor with serial inductor) and $Z_{\text{in2}}$ for the second one (shunt capacitor with parallel inductor).

$$Z_{\text{in2}} (\omega_{\text{RF}}) = R_2 \left[ \frac{x_2^2 + j \left( x_2 - b_2 x_2^2 \right)}{1 - 2 x_2 b_2 + x_2^2 \left( 1 + b_2^2 \right)} \right]$$

$$Z_{\text{in}} (\omega_{\text{RF}}) = R_2 \left[ 0.6831 + j 0.4653 \right] = 0.8265 \cdot \text{R}_2 \cdot e^{j34^\circ}$$

Knowing these important design considerations enable to simulate a realistic class E HPA, using a MESFET model, at an optimal RF frequency $\omega_{\text{RF}}$ and then study the tuning possibility of the both topologies.

III - SIMULATION RESULTS WITH A MESFET MODEL

A. Simulation of the two class E HPAs

The two topologies are simulated under ADS software taking the same MESFET model with non zero values for $R_{\text{DS}}$ (0.8 Ohm) and $C_{\text{DS}}$ (0.2 pF). Both Simulated PAs are designed for the same output power employing the same supply voltage. At this point, it is to notice an important difference in designs about optimal values of load resistances. The second topology employs a higher resistance than the first one at theoretically the same output power. This is expressed by the following relation between $R_1$ and $R_2$.

$$\frac{R_2}{R_1} = \frac{V_{\text{DC}}^2}{P_{\text{RFout}}} \cdot 1.365 \div \frac{V_{\text{DC}}^2}{P_{\text{RFout}}} \cdot 0.5728 = 2.383$$

This is interesting for the PA designer because optimum load of PAs are often two small due to an important drive in current. Employing a higher resistance can reduce the 50 Ohms matching task with the antenna (for simplicity we supposed here the antenna to match with 50 Ohms on sub-bands of the cognitive multi-radio standards). As predicted earlier, the input impedance as tuning characteristic due to inductive and capacitive parts and the resonance frequency $\omega_0$ is higher than the operating frequency $\omega_{\text{RF}}$ because the load is designed to be inductive and not purely resistive. Cancelling the imaginary part of $Z_{\text{in}}$ compute the resonance values for topologies 1 and 2 and are summarized above.

$$\text{Im} \left[ Z_{\text{in1}} (\omega_0) \right] = 0 \quad \Rightarrow \quad \omega_0 = \frac{1}{L_1 C_1} - \frac{R_1}{L_1}$$

$$\text{Im} \left[ Z_{\text{in2}} (\omega_0) \right] = 0 \quad \Rightarrow \quad \omega_0 = \frac{1}{L_2 C_2}$$
As is immediately seen, the two topologies act very differently. The tuning is dependant on the load resistance for the serial topology (number 1) and not for the parallel topology (2). In another point of view, the quality factor of the network is not varying with the shunt capacitor ($C_2$) in the parallel topology (number 2). We will now observe the frequency dependence of the networks while trying to tune the HPA by variation of the shunt capacitor. This will be the only manner of tuning supposed for the moment because of technical possibilities (varactor diode or switched capacitor inserted).

B. Tuning possibilities of the class E

In order to illustrate the flexibility, the output network of the two class E are designed for 20 dBm output power with a supply of 3 V. The filtering tank $L_0C_0$ is lowered to a maximum of 10 because it adds a band-pass profile not compatible with tuning. HPA often needs a difficult low load resistance at such power and supply. Here the second topology has the advantage of higher load resistance, almost 50 Ohms. The tuning is done on the shunt capacitor, which is swept from 1/10 to 10 times its nominal value. Results are summarized by the figure 6.

![Figure 6: Model of the MESFET (up). $Z_b$ with variations of the shunt capacitor value for the first (serial) and the second (parallel) topologies.](image)

As can be seen on the figure 6, the serial topology suffers from the frequency shifting, affecting the Q of the resonance seen by the transistor. The parallel topology has the advantage of a regular shift in frequency that enables the tuning simulation even if the Q is dependant on the shunt capacitor and decreases with frequency. To conclude, it is more appropriate and simpler to use the second topology because the frequency is tune with modification of the shunt capacitor and resulting impedance can match the optimum impedance derived in previous part. For a tuned $C_{shunt}$ in the second topology, it exists a frequency which provides the optimum impedance value of the class E operation.

The flexible HPA is so designed at this point with the parallel topology. We adapt the load resistor to 50 Ohms in the absence of hypothesis about the antenna. Figure 7 provides the time evolution of the drain voltage and current in function of the addition (qualitative on this figure) of parallel capacitor $C_{var}$, to increase $C_{shunt}$. The HPA provides more than 80% efficiency for 21 dBm at 5 GHz. Keeping the same figure of merit in frequencies will be discussed in the following part.

![Figure 7: Drain voltage and drain current of the class E HPA](image)

C. Efficiency results versus linearity

We compute the efficiency, output power and spectrum of the output signal in order to compare the different simulations. The HPA needs to be high efficient and looking at the spectrum will reveals the linearity of the amplification.

![Figure 8: Efficiency and output power in function of frequency and tuned by different additional shunt capacitor $C_{var}$.](image)

Figure 8 reveals that it is possible to keep an efficient amplification of almost 80% if the shunt capacitance is increased. This is all the more interesting than the output power corresponding is not significantly modified, avoiding an, unwanted here, amplitude distortion. Increasing the capacitor can save up to 20% of drain efficiency.
We simulated the flexible HPA with realistic switched capacitor principle, as represented by figure 10. The design shown enables an output power of 21 dBm at 5 GHz (80%) and can be easily modified for an output power of 23 dBm at 1.5 GHz (74%) if two “non RF power dissipating” transistors are switched. The same tuning is usually done in RF with varactor diodes and can also be reproduced.

IV - PERSPECTIVES

In this paper, we derived optimum equations for two class E topologies in order to produce a tuning possibility for the design of a flexible front end architecture, applied to cognitive multi-radio. The parallel topology shows several advantages: no chock inductance for the drain supply voltage, resonance tunability in function of the shunt capacitance, possibility of optimal frequency tuning and high load resistance: reducing (cancelling?) the problem of 50 Ohms matching with the antenna. Simulations show interesting constant efficiency possibility at an almost constant output power. The linearity is not very good but is not a limiting factor and need to be studied in front of an impedance model of multi-band antenna. A deeper study of multi-radio modulations distortion due to the HPA impairment is also needed.

For the moment, the parallel topology with shunt capacitors offers an interesting perspective of high efficient RF front end flexibility for cognitive multi-radio. The frequency of operation can be set by voltage low consumption switches, compatible with a fast digital representation. One of the next goals will also be to study the dynamic control of the HPA output power.

REFERENCES


