B. Beizer, Software Testing Techniques, Van Nostrand Rheinhold, 1990.

F. Fallah, S. Devadas, and K. Keutzer, Functional vector generation for HDL models using linear programming and 3- satisfaiability, Proc. ACM/IEEE DAC, pp.528-533, 1998.

F. Fallah, P. Ashar, and S. Devadas, Simulation Vector Generation from HDL Descriptions for Observability Enhanced Statement Coverage, Proc. Of 36th ACM/IEEE conference on Design automation conference, 1999.

F. Fallah, S. Devadas, and K. Keutzer, OCCOM, Proceedings of the 35th annual conference on Design automation conference , DAC '98, pp.152-157, 1998.
DOI : 10.1145/277044.277078

S. Kapoor, J. R. Armstrong, and S. R. Rao, An automatic test bench generation system, Proceedings of VHDL International Users Forum, pp.8-17, 1994.
DOI : 10.1109/VIUF.1994.323970

C. H. Cho and J. R. Armstrong, B-algorithm: A Behavioral Test Generation Algorithm, Proc. ITC, pp.968-979, 1994.

R. Kalyanaraman, Behavioral Test Vector Generation in VHDL, 1993.

R. Vemuri, R. C. Kalyanaraman15-]-r, C. H. Ho, M. A. Yang, D. L. Horowitz et al., Architecture validation for processors Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques Automatic Test Bench Generation for Validation of RT-Level Descriptions: An Industrial Experience Functionnal Verification and Testbench Generation A Complexity Measure, Design Verification tests from Behavioral VHDL Programs Proc. IEEE VLSI Test Symposium Proc. Int. Symp. Computer Architecture Proc. DATE Proc. IEEE DATE Thesis title : « Validation de descriptions VHDL fondée sur des techniques issues du domaine du test de logiciels » (Validation of VHDL descriptions based on software testing techniques), defended at the University of Corsica the december 20th Structured Testing: A testing Methodology using the cyclomatic Complexity Metric, pp.201-214, 1029.

J. Poole, F. Baray, P. Codognet, D. Diaz, and H. Michel, Functional Verification for SystemC Descriptions Using Constraint SolvingValidation of Functional Processor Descriptions by Test Generation Bisgambiglia, A DEVS-based Modeling and Behavioral Fault Simulator for RTLlevel digital circuits, Set of Paths to Perform Program Testing Design Automation and Test in Europe (DATE'02) International Conference on Using Hardware Design and Verification Languages (DVCon)25] ILOG Solver 6.0 User's Manual, pp.744-751, 1995.

C. Paoli, M. Nivet, and J. Santucci, Use of constraint solving in order to generate test vectors for behavioral validation, Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786), pp.15-20, 1999.
DOI : 10.1109/HLDVT.2000.889553
URL : https://hal.archives-ouvertes.fr/hal-00184805