60 GHz cascode LNA with interstage matching: performance comparison between 130nm BiCMOS and 65nm CMOS-SOI technologies

Abstract : This paper presents a comparative study between two mm-wave technologies from STMicroelectronics: 130nm BiCMOS and 65nm CMOS-SOI, through the implementation of a single stage LNA at 60GHz. Both distributed and lumped design approaches are investigated to work out the best trade-off between silicon saving and performances. The two circuits achieve respectively 12dB and 6dB gain, 3.6dB and 4.5 dB noise figure under 2.5V and 1.2V supply voltage for BiCMOS9MW and CMOS-SOI technologies. The LNA are based on cascode topology with a specific interstage matching for ft and fmax improvement. The current density and transistor sizing are set to perform the lowest NF at 60GHz, the current consumption is 3.7mA and 13mA for BiCMOS9MW and CMOS-SOI LNA respectively.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00418915
Contributor : Equipe Conception de Circuits <>
Submitted on : Tuesday, September 22, 2009 - 11:24:35 AM
Last modification on : Wednesday, October 9, 2019 - 9:30:27 PM

Identifiers

  • HAL Id : hal-00418915, version 1

Citation

Cédric Majek, Raffaele Severino, Thierry Taris, Yann Deval, André Mariano, et al.. 60 GHz cascode LNA with interstage matching: performance comparison between 130nm BiCMOS and 65nm CMOS-SOI technologies. Signals, Circuits & Systems, Nov 2009, Jerba, Tunisia. pp.25-28. ⟨hal-00418915⟩

Share

Metrics

Record views

251