M. Bednara and J. Teich, Interface Synthesis for FPGA Based VLSI Processor Arrays, Proc. of The International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA02), pp.24-27, 2002.

A. Benaini and Y. Robert, Space-minimal systolic arrays for Gaussian elimination and the algebraic path problem, Parallel Comput, pp.15-211, 1990.

J. C. Bermond, C. Peyrat, I. Sakho, and M. Tchuenté, Parallelization of the Gaussian Elimination Algorithm on Systolic Arrays, Journal of Parallel and Distributed Computing, vol.33, issue.1, pp.69-75, 1996.
DOI : 10.1006/jpdc.1996.0025

J. Bu and E. F. Deprettere, Processor clustering for the design of optimal fixed-size systolic arrays, Proceedings of the Sixth International Parallel Processing Symposium, pp.275-282, 1992.

P. Cappello, A processor-time-minimal systolic array for cubical mesh algorithms, IEEE Transactions on Parallel and Distributed Systems, vol.3, issue.1, pp.4-13, 1992.
DOI : 10.1109/71.113078

P. Clauss, C. Mongenet, and G. R. Perrin, Calculus of space-optimal mappings of systolic algorithms on processor arrays, IEEE Int. Conf. on Application Specific Array Processors, pp.591-602, 1990.

P. Clauss and G. R. Perrin, Optimal mapping of systolic algorithms by regular instructions shifts, Int. Conf. on Application-Specific Array Processors , ASAP'94, pp.224-235, 1994.

A. Darte, T. Risset, and Y. Robert, Synthesizing systolic arrays: Some recent developments, Int. Conf. on Application Specific Array Processors, pp.372-386, 1991.
DOI : 10.1109/asap.1991.238908

C. T. Djamegni, Contribution to the synthesis of optimal algorithms for regular arrays, Thèse de Doctorat, 1997.

C. T. Djamegni, Synthesis of space-time optimal systolic algorithms for the Cholesky factorization, Discrete Mathematics and Theoretical Computer Science, vol.5, pp.109-120, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00958976

C. T. Djamegni, Mapping rectangular mesh algorithms onto asymptotically space-optimal arrays, Journal of Parallel and Distributed Computing, vol.64, issue.3, pp.345-359, 2004.
DOI : 10.1016/j.jpdc.2003.04.002

C. T. Djamegni, Méthodes d'optimisation pour la synthèse d'architecturesrégulì eres, Thèse de Doctorat d'Etat, 2005.

C. T. Djamegni, Complexity of matrix product on modular linear systolic arrays for algorithms with affine schedules, Journal of Parallel and Distributed Computing, vol.66, issue.3, pp.323-333, 2006.
DOI : 10.1016/j.jpdc.2005.07.008

C. T. Djamegni, Exécution d'un graphe cubique de tâches sur un réseau 2D et asymptotiquement optimal, African Revue in Informatics and Mathematics Applied, vol.4, pp.53-65, 2006.

C. T. Djamegni, P. Quinton, S. Rajopadhye, and T. Risset, Derivation of systolic algorithms for the algebraic path problem by recurrence transformations, Parallel Computing, vol.26, issue.11, pp.1429-1445, 2000.
DOI : 10.1016/S0167-8191(00)00039-9

C. T. Djamegni and M. Tchuenté, Scheduling of the DAG associated with pipeline inversion of triangular matrices, Parallel Process, Lett, vol.6, issue.1, pp.13-26, 1996.

C. T. Djamegni and M. Tchuenté, A new dynamic programming algorithm on two dimensional arrays, Parallel Process, Lett, vol.10, issue.1, pp.15-27, 2000.

C. T. Djamegni and M. Tchuenté, Derivation of 2D space-optimal regular arrays for 3D cubical mesh algorithms, CARI'02, 6-th African Conference on Research in Computer Science, 2002.

F. Dupont-de-dinechin, P. Quinton, S. Rajopadhye, and T. Risset, First steps in Alpha, p.1244, 1999.

K. N. Ganapathy and B. W. Wah, Optimal synthesis of algorithm-specific lower-dimensional processor arrays, IEEE Transactions on Parallel and Distributed Systems, vol.7, issue.3, pp.274-287, 1996.
DOI : 10.1109/71.491581

A. Guillou, F. Quilleré, P. Quinton, S. Rajopadhye, and T. Risset, Hardware Design Methodology with the Alpha Language, Forum on Design Languages, 2001.

R. M. Karp, R. E. Miller, and S. Winograd, The Organization of Computations for Uniform Recurrence Equations, Journal of the ACM, vol.14, issue.3, pp.563-590, 1967.
DOI : 10.1145/321406.321418

B. Kienhuis, E. Rijpkema, and E. Deprettere, Compaan, Proceedings of the eighth international workshop on Hardware/software codesign , CODES '00, pp.13-17, 2000.
DOI : 10.1145/334012.334015

L. Lamport, The parallel execution of DO loops, Communications of the ACM, vol.17, issue.2, pp.83-93, 1974.
DOI : 10.1145/360827.360844

B. Louka and M. Tchuenté, Dynamic programming on two-dimensional systolic arrays, Information Process, Lett, vol.29, issue.2, pp.97-104, 1988.

B. Louka and M. Tchuenté, Triangular matrix inversion on systolic arrays, Parallel Computing, vol.14, issue.2, pp.223-228, 1990.
DOI : 10.1016/0167-8191(90)90110-U

C. Mauras, ALPHA: Un langagé equationnel pour la conception et la programmation d'architecturesparalì eles et synchrones, 1990.

D. I. Moldovan, On the Analysis and Synthesis of VLSI Algorithms, IEEE Transactions on Computers, vol.31, issue.11, pp.31-1121, 1982.
DOI : 10.1109/TC.1982.1675929

J. K. Peir and R. Cytron, Minimum distance: a method for partitioning recurrences for multiprocessors, IEEE Transactions on Computers, vol.38, issue.8, pp.1203-1211, 1989.
DOI : 10.1109/12.30873

P. Quinton, Automatic synthesis of systolic array from uniform recurrence equations, Proceedings of IEEE 11th Annual International Conference on Computer Architecture, pp.208-214, 1984.

P. Quinton, S. Rajopadhye, and T. Risset, Extension of the ALPHA language to recurrences on sparse periodic domains, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96, pp.391-401, 1996.
DOI : 10.1109/ASAP.1996.542832

P. Quinton and V. V. Dongen, The mapping of linear recurrence equations on regular arrays, Journal of VLSI signal processing systems for signal, image and video technology, vol.88, issue.1, pp.95-113, 1989.
DOI : 10.1007/BF02477176
URL : https://hal.archives-ouvertes.fr/inria-00075466

S. V. Rajopadhye, Synthesizing systolic arrays with control signals from recurrence equations, Distributed Computing, vol.35, issue.2, pp.88-105, 1989.
DOI : 10.1007/BF01558666

S. V. Rajopadhye, S. Purushothaman, and R. M. Fujimoto, On synthesizing systolic arrays from Recurrence Equations with Linear Dependencies, Proceedings, Sixth Conference on Foundations of Software Technology and Theoretical Computer Science, pp.488-503, 1986.
DOI : 10.1007/3-540-17179-7_30

S. Rao and T. Kailath, Regular iterative algorithms and their implementation on processor arrays, Proceedings of IEEE, pp.259-269, 1988.
DOI : 10.1109/5.4402

I. Sakho and M. Tchuenté, Méthode de conception d'algorithmes par-alì eles pour réseaux réguliers, Tech. Sci. Inform, vol.8, pp.63-72, 1989.

R. Schreiber, S. Aditya, B. R. Rau, V. Kathail, S. Mahlke et al., High-level synthesis of nonprogrammable hardware accelerators, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2000.
DOI : 10.1109/ASAP.2000.862383

W. Shang and J. A. Fortes, Time optimal linear schedules for algorithms with uniform dependencies, IEEE Transactions on Computers, vol.40, issue.6, pp.723-742, 1991.
DOI : 10.1109/12.90251

W. Shang and J. A. , On time mapping of uniform dependence algorithms into lower dimensional processor arrays, IEEE Transactions on Parallel and Distributed Systems, vol.3, issue.3, pp.350-363, 1992.
DOI : 10.1109/71.139208

M. Tchuenté, Parallel Computation on regular arrays, 1992.

J. Teich and L. Thiele, Partitioning of processor arrays: a piecewise regular approach. INTEGRATION, The VLSI Journal, pp.297-332, 1993.

L. Thiele, Resource constrained scheduling of uniform algorithms, Journal of VLSI signal processing systems for signal, image and video technology, vol.22, issue.3, pp.295-310, 1995.
DOI : 10.1007/BF02120034

L. Thiele and V. Roychowdhury, Systematic design of local processor arrays for numerical algorithms, Algorithms and Parallel VLSI Architectures, pp.329-339, 1991.

Y. Wong and J. M. Delosme, Transformation of broadcasts into propagations in systolic algorithms, Journal of Parallel and Distributed Computing, vol.14, issue.2, pp.121-145, 1992.
DOI : 10.1016/0743-7315(92)90111-Y

Y. Wong and J. M. Delosme, Space-optimal linear processor allocation for systolic arrays synthesis, Proceedings Sixth International Parallel Processing Symposium, pp.275-282, 1992.
DOI : 10.1109/IPPS.1992.223033

J. W. Yeh, W. J. Cheng, and C. W. Jen, VASS???A VLSI array system synthesizer, Journal of VLSI signal processing systems for signal, image and video technology, vol.78, issue.No. 2, pp.135-158, 1996.
DOI : 10.1007/BF00924523