Skip to Main content Skip to Navigation
Conference papers

Efficient on-chip communications for data-flow IPs

Abstract : We explain a systematic way of interfacing data-flow hardware accelerators (IP) for their integration in a system on chip. We abstract the communication behaviour of the data flow IP so as to provide basis for an interface generator. We also explain which parameter this interface generator has to take into account. We validate our interface mechanism by a cycle accurate bit accurate simulation of a SoC integrating a data-flow ip.
Document type :
Conference papers
Complete list of metadatas

Cited literature [20 references]  Display  Hide  Download
Contributor : Antoine Fraboulet <>
Submitted on : Saturday, June 27, 2009 - 10:40:12 AM
Last modification on : Wednesday, July 8, 2020 - 12:43:19 PM
Long-term archiving on: : Tuesday, June 15, 2010 - 5:42:33 PM


Files produced by the author(s)



Antoine Fraboulet, Tanguy Risset. Efficient on-chip communications for data-flow IPs. Application-Specific Systems, Architectures and Processors, 2004, Galveston, Texas, United States. pp.293- 303, ⟨10.1109/ASAP.2004.1342479⟩. ⟨hal-00399632⟩



Record views


Files downloads