G. Kahn, The semantics of a simple language for parallel programming, Information Processing '74: Proceedings of the IFIP Congress, pp.471-475, 1974.

E. Ashford, L. , and D. G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Trans. Comput, vol.36, issue.1, pp.24-35, 1987.

C. Hewitt, Viewing control structures as patterns of passing messages, Artificial Intelligence, vol.8, issue.3, pp.323-364, 1977.
DOI : 10.1016/0004-3702(77)90033-9

J. Eker and J. W. Janneck, Cal language report specification of the cal actor language, 2003.

W. Jorn, I. D. Janneck, D. B. Miller, G. Parlour, M. Roquier et al., Synthesizing hardware from dataflow programs: An mpeg-4 simple profile decoder case study, Signal Processing Systems, pp.287-292, 2008.

G. Roquier, M. Wipliez, M. Raulet, J. W. Janneck, I. D. Miller et al., Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study, 2008 IEEE Workshop on Signal Processing Systems, pp.281-286, 2008.
DOI : 10.1109/SIPS.2008.4671776
URL : https://hal.archives-ouvertes.fr/hal-00336516

C. Lucarz, M. Mattavelli, J. Thomas-kerr, and J. Janneck, Reconfigurable Media Coding: A New Specification Model for Multimedia Coders, 2007 IEEE Workshop on Signal Processing Systems, pp.481-486, 2007.
DOI : 10.1109/SIPS.2007.4387595

C. Von, P. , and J. Eker, Efficient realization of a cal video decoder on a mobile terminal (position paper), Signal Processing Systems, pp.176-181, 2008.

E. Lee and D. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

V. Sarkar, Partitioning and scheduling parallel programs for execution on multiprocessors, 1987.

A. Liang-fang-chao, E. Lapaugh, . Hsing, and . Sha, Rotation scheduling: a loop pipelining algorithm, Proc. 30th ACM/IEEE Design Automation Conference, pp.566-572, 1993.
DOI : 10.1109/43.594829

Y. Kwok, High-performance algorithms of compile-time scheduling of parallel processors, 1997.

O. Sinnen, Task Scheduling for Parallel Systems, 2007.
DOI : 10.1002/0470121173

T. Grandpierre and Y. Sorel, From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings., 2003.
DOI : 10.1109/MEMCOD.2003.1210097

C. Hsu, M. Ko, and S. S. Bhattacharyya, Software synthesis from the dataflow interchange format, Proceedings of the 2005 workshop on Software and compilers for embedded systems , SCOPES '05, pp.37-49, 2005.
DOI : 10.1145/1140389.1140394