Correlation Power Analysis with a Leakage Model, Proc. of CHES'04, pp.16-29, 2004. ,
Template Attacks, CHES, pp.13-28, 2002. ,
DOI : 10.1007/3-540-36400-5_3
Personal web page at Cambridge University, UK. It is entitled " FPGA design security bibliography ,
Electromagnetic Analysis: Concrete Results, CHES, pp.251-261, 2001. ,
DOI : 10.1007/3-540-44709-1_21
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1.5990
Mutual Information Analysis ? A Universal Differential Side-Channel Attack Place-and- Route Impact on the Security of DPL Designs in FPGAs, HOST (Hardware Oriented Security and Trust), IEEE, pp.29-35, 2007. ,
Double-Data-Rate Computation as a Countermeasure against Fault Analysis, IEEE Transactions on Computers, vol.57, issue.11, pp.1528-1539, 2008. ,
DOI : 10.1109/TC.2008.149
URL : https://hal.archives-ouvertes.fr/hal-00348325
Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem, EUROCON 2005, The International Conference on "Computer as a Tool", pp.1879-1882, 2005. ,
DOI : 10.1109/EURCON.2005.1630348
Differential Power Analysis, Proceedings of CRYPTO'99, pp.388-397, 1999. ,
DOI : 10.1007/3-540-48405-1_25
ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards ,
DOI : 10.1007/3-540-45418-7_17
Electromagnetic Radiations of FPGAs, ACM Transactions on Reconfigurable Technology and Systems, vol.2, issue.1, 2008. ,
DOI : 10.1145/1502781.1502785
URL : https://hal.archives-ouvertes.fr/hal-00319164
Optically Enhanced Position-Locked Power Analysis, CHES, pp.61-75, 2006. ,
DOI : 10.1007/11894063_6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.563.6653
Near-Field Measurements of VLSI Devices. Electromagnetic Compatibility, IEEE Transactions on, vol.41, issue.4, pp.374-384, 1999. ,
Improving the Security of Dual-Rail Circuits, CHES, pp.282-297, 2004. ,
DOI : 10.1007/978-3-540-28632-5_21
Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style, CHES, pp.255-269, 2006. ,
DOI : 10.1007/11894063_21
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.246-251, 2004. ,
DOI : 10.1109/DATE.2004.1268856
Secure Logic Synthesis, FPL, pp.1052-1056, 2004. ,
DOI : 10.1007/978-3-540-30117-2_125
A digital design flow for secure integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.7, pp.1197-1208, 2006. ,
DOI : 10.1109/TCAD.2005.855939
Secure FPGA circuits using controlled placement and routing, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis , CODES+ISSS '07, pp.45-50, 2007. ,
DOI : 10.1145/1289816.1289831
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.1976