A 65nm CMOS SFFD PA structure for WCDMA application - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

A 65nm CMOS SFFD PA structure for WCDMA application

Résumé

This paper presents a 65nm CMOS-power amplifier (PA) designed for mobile communications.The PA is based on a new structure, the Stacked Folded Fully Differential (SFFD) which is inspired by a push-pull structure. The PA is designed for the UMTS W-CDMA standard which requires linearity from -20 dBm to 24 dBm output power. The power amplifier provides 31 dBm output power with 26% of power added efficiency (PAE) at 1.95 GHz. The linear gain is 20 dB and the compression point (OCP1) is 25.6 dBm. In order to meet the UMTS W-CDMA requirements, the PA is linear until 24dBm, which is the maximum output power required by this standard.

Mots clés

Fichier non déposé

Dates et versions

hal-00324105 , version 1 (24-09-2008)

Identifiants

  • HAL Id : hal-00324105 , version 1

Citer

Yohann Luque, Eric Kerherve, Nathalie Deltimple, Didier Belot. A 65nm CMOS SFFD PA structure for WCDMA application. 15th International Conference on Electronics, Circuits and System, (ICECS08), Sep 2008, Malta. 4 p. ⟨hal-00324105⟩
118 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More