M. A. Aabid, S. Guilley, and P. Hoogvorst, Template Attacks with a Power Model, Cryptology ePrint Archive Report, vol.443443, 2007.

D. Agrawal, B. Archambeault, J. R. Rao, and P. Rohatgi, The EM Side???Channel(s), CHES, pp.29-45, 2002.
DOI : 10.1007/3-540-36400-5_4

H. Bar-el, H. Choukri, D. Naccache, M. Tunstal, and C. Whelan, The Sorcerer's Apprentice Guide to Fault Attacks, Proceedings of the IEEE, pp.370-382, 2006.
DOI : 10.1109/JPROC.2005.862424

E. Biham and A. Shamir, Differential fault analysis of secret key cryptosystems, CRYPTO, pp.513-525, 1997.
DOI : 10.1007/BFb0052259

J. Blömer, J. Seifert, ´. E. Brier, C. Clavier, and F. Olivier, Fault based cryptanalysis of the Advanced Encryption Standard Correlation Power Analysis with a Leakage Model, Financial Cryptography Proc. of CHES'04, pp.162-18116, 2003.

S. Chari, J. Rao, and P. Rohatgi, Template Attacks, CHES, pp.13-28, 2002.
DOI : 10.1007/3-540-36400-5_3

S. Chaudhuri, J. Danger, and S. Guilley, Efficient Modeling and Floorplanning of Embedded-FPGA Fabric, 2007 International Conference on Field Programmable Logic and Applications, pp.665-669, 2007.
DOI : 10.1109/FPL.2007.4380741

S. Chaumette and D. Sauveron, An Efficient and Simple Way to Test the Security of Java Cards TM, WOSIS, pp.331-341, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00079055

C. Chen and S. Yen, Differential Fault Analysis on AES Key Schedule and Some Countermeasures, Information Security and Privacy, pp.118-129, 2003.
DOI : 10.1007/3-540-45067-X_11

C. Clavier, An Improved SCARE Cryptanalysis Against a Secret A3/A8 GSM Algorithm, ICISS, pp.143-155, 2007.
DOI : 10.1007/978-3-540-77086-2_11

S. Drimer, Personal web page at Cambridge University, UK. It is entitled " FPGA design security bibliography

P. Dusart, G. Letourneux, and O. Vivolo, Differential Fault Analysis on A.E.S, Applied Cryptography and Network Security, pp.293-306, 2003.
DOI : 10.1007/978-3-540-45203-4_23

K. Gandolfi, C. Mourtel, and F. Olivier, Electromagnetic Analysis: Concrete Results, CHES, pp.251-261, 2001.
DOI : 10.1007/3-540-44709-1_21

C. Giraud, DFA on AES, Advanced Encryption Standard (AES) conference, pp.27-41, 2005.
DOI : 10.1007/11506447_4

S. Govindavajhala and A. W. Appel, Using memory errors to attack a virtual machine, Proceedings 19th International Conference on Data Engineering (Cat. No.03CH37405), 2003.
DOI : 10.1109/SECPRI.2003.1199334

V. Gratzer and D. Naccache, Blind attacks on engineering samples. Cryptology ePrint Archive, Report, vol.468468, 2005.

S. Guilley, F. Flament, R. Pacalet, P. Hoogvorst, and Y. Mathieu, Secured CAD Back-End Flow for Power-Analysis Resistant Cryptoprocessors. IEEE Design & Test of Computers, special issue on " Design and Test of ICs for Secure Embedded Computing, pp.546-555, 2007.

S. Guilley, F. Flament, R. Pacalet, P. Hoogvorst, and Y. Mathieu, Security Evaluation of a Secured Quasi-Delay Insensitive Library, In DCIS, full text in HAL, pp.1-708, 2008.

S. Guilley, P. Hoogvorst, Y. Mathieu, and R. Pacalet, The ???Backend Duplication??? Method, CHES, pp.383-397, 2005.
DOI : 10.1007/11545262_28

S. Guilley, P. Hoogvorst, Y. Mathieu, R. Pacalet, and J. Provost, CMOS structures suitable for secured hardware, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.1414-1415, 2004.
DOI : 10.1109/DATE.2004.1269113

S. Guilley, P. Hoogvorst, and R. Pacalet, Differential Power Analysis Model and Some Results, Proceedings of WCC/CARDIS, pp.127-142, 2004.
DOI : 10.1007/1-4020-8147-2_9
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.95.7616

S. Guilley, P. Hoogvorst, R. Pacalet, and J. Schmidt, Improving Side-Channel Attacks by Exploiting Substitution Boxes Properties, BFCA ? http, pp.1-25, 2007.

S. Guilley, L. Sauvage, J. Danger, T. Graba, and Y. Mathieu, Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs, 2008 Second International Conference on Secure System Integration and Reliability Improvement, pp.16-23, 2008.
DOI : 10.1109/SSIRI.2008.31
URL : https://hal.archives-ouvertes.fr/hal-00259153

M. Ikeda, H. Yamauchi, and K. Asada, Tamper Resistivity Analysis for Nano-meter LSI with Process Variations, 2006 13th IEEE International Conference on Electronics, Circuits and Systems, 2006.
DOI : 10.1109/ICECS.2006.379806

C. H. Kim and J. Quisquater, Faults, Injection Methods, and Fault Attacks, IEEE Design & Test of Computers, vol.24, issue.6, pp.544-545, 2007.
DOI : 10.1109/MDT.2007.186

C. H. Kim and J. Quisquater, New Differential Fault Analysis on AES Key Schedule: Two Faults Are Enough, CARDIS 2008, 2008.
DOI : 10.1007/978-3-540-45238-6_7

K. J. Kulikowski, M. G. Karpovsky, and A. Taubin, DPA on Faulty Cryptographic Hardware and Countermeasures, LNCS, vol.4236, pp.211-222, 2006.
DOI : 10.1007/11889700_19
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.66.9836

I. Kuon and J. Rose, Measuring the Gap Between FPGAs and ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.2, pp.203-215, 2007.
DOI : 10.1109/TCAD.2006.884574

T. Le, J. Clédì-ere, C. Canovas, B. Robisson, C. Servì et al., A Proposition for Correlation Power Analysis Enhancement, CHES, pp.174-186, 2006.
DOI : 10.1007/11894063_14
URL : https://hal.archives-ouvertes.fr/hal-00133098

Y. Monnet, M. Renaudin, and R. Leveugle, Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic, IEEE Transactions on Computers, vol.55, issue.9, pp.1104-1115, 2006.
DOI : 10.1109/TC.2006.143
URL : https://hal.archives-ouvertes.fr/hal-00105247

D. Naccache, Finding Faults, IEEE Security and Privacy Magazine, vol.3, issue.5, pp.61-65, 2005.
DOI : 10.1109/MSP.2005.122

N. Csd, Data Encryption Standard. FIPS PUB 46-3, 1999.

N. Csd, Advanced Encryption Standard (AES) FIPS PUB 197, 2001.

P. Kocher, J. Jaffe, and B. Jun, Differential Power Analysis, Proceedings of CRYPTO'99, pp.388-397, 1999.
DOI : 10.1007/3-540-48405-1_25

G. Piret and J. Quisquater, A Differential Fault Attack Technique against SPN Structures, with Application to the AES and Khazad, CHES, pp.77-88, 2003.
DOI : 10.1007/978-3-540-45238-6_7

T. Popp, M. Kirschbaum, T. Zefferer, and S. Mangard, Evaluation of the Masked Logic Style MDPL on a Prototype Chip, CHES, pp.81-94, 2007.
DOI : 10.1007/978-3-540-74735-2_6

J. Quisquater and D. Samyde, ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards, LNCS, vol.1240, pp.200-210, 2001.
DOI : 10.1007/3-540-45418-7_17

N. Selmane, S. Guilley, and J. Danger, Setup Time Violation Attacks on AES The seventh European Dependable Computing Conference, EDCC, pp.91-96, 2008.

M. Shams, J. Ebergen, and M. Elmasry, Modeling and comparing CMOS implementations of the C-element, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.6, issue.4, pp.563-567, 1998.
DOI : 10.1109/92.736128

S. P. Skorobogatov, Semi-Invasive Attacks, 2001.

S. P. Skorobogatov, Optically Enhanced Position-Locked Power Analysis, CHES, pp.61-75, 2006.
DOI : 10.1007/11894063_6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.563.6653

D. Sokolov, J. Murphy, and A. Bystrov, Improving the Security of Dual-Rail Circuits, CHES, pp.282-297, 2004.
DOI : 10.1007/978-3-540-28632-5_21

D. Suzuki and M. Saeki, Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style, CHES, pp.255-269, 2006.
DOI : 10.1007/11894063_21

J. Takahashi, T. Fukunaga, and K. Yamakoshi, DFA Mechanism on the AES Key Schedule, Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007), pp.62-74, 2007.
DOI : 10.1109/FDTC.2007.13

K. Tiri and I. Verbauwhede, A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.246-251, 2004.
DOI : 10.1109/DATE.2004.1268856

O. Vertanen, Java Type Confusion and Fault Attacks, FTDC, pp.237-251, 2006.
DOI : 10.1007/11889700_21