Skip to Main content Skip to Navigation
Conference papers

Silicon-level Solutions to Counteract Passive and Active Attacks

Abstract : This article presents a family of cryptographic ASICs, called SecMat, designed in CMOS 130 nanometer technology by the authors with the help of STMicroelectronics. The purpose of these prototype circuits is to experience with the published ``implementation-level'' attacks (SPA, DPA, EMA, templates, DFA). We report our conclusions about the practicability of these attacks: which ones are the most simple to mount, and which ones require more skill, time, equipments, etc. The potential of FPGAs as security evaluation commodities at design time is also detailed. Then, we discuss about ``dual counter-measures'', that are meant to resist both passive and active attacks. This study started four years ago with TIMA (Grenoble), in the framework of the project MARS. We highlight some research directions towards dependable and cost-effective dual counter-measures.
Document type :
Conference papers
Complete list of metadata

Cited literature [46 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00311431
Contributor : Sylvain Guilley Connect in order to contact the contributor
Submitted on : Sunday, August 17, 2008 - 1:09:42 PM
Last modification on : Thursday, November 18, 2021 - 1:02:05 PM
Long-term archiving on: : Thursday, June 3, 2010 - 6:26:37 PM

File

fdtc08.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Sylvain Guilley, Laurent Sauvage, Jean-Luc Danger, Nidhal Selmane, Renaud Pacalet. Silicon-level Solutions to Counteract Passive and Active Attacks. FDTC, Aug 2008, Washington, DC, United States. pp.3-17, ⟨10.1109/FDTC.2008.18⟩. ⟨hal-00311431⟩

Share

Metrics

Record views

417

Files downloads

874