Flyback converter surface minimization: design procedure and formulas
Jean-Luc Schanen, Jean-Paul Ferrieux, Jean-Michel Guichon, Jean Barbaroux, Jean-Pierre Keradec, A. Maurel

To cite this version:
Jean-Luc Schanen, Jean-Paul Ferrieux, Jean-Michel Guichon, Jean Barbaroux, Jean-Pierre Keradec, et al.. Flyback converter surface minimization: design procedure and formulas. Power Electronics Specialists Conference PESC 08, Jun 2008, Rhodes, Greece. 2008. <hal-00289682>

HAL Id: hal-00289682
https://hal.archives-ouvertes.fr/hal-00289682
Submitted on 13 Feb 2009

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Flyback Converter Surface Minimization: Design Procedure and Formulas


* Grenoble Electrical Engineering Lab, ENSIEG – B.P. 46 F-38402 St Martin d’Heres Cedex – Grenoble France
** Sopro, Parc Technologique de l’Isle d’Abeau, 40 rue Condorcet, F-38090 VAULX-MILIEU

Abstract—This paper gives generic formulas to account for power components surface in the design of a flyback converter. Starting from the converter requirements, key design parameters are defined, and their influence on converter surface studied. It is shown that some parameters have opposite actions, thus some trade-off must be found. On the other hand, additional constraints must be taken into account, especially losses. These ones are also evaluated using analytic formulas, and included in the design procedure. After design, the converter has been built, and compared to previous version, surface reduction is obvious.

I. INTRODUCTION

Flyback converters are used in many low power applications. Very often, increasing power density is a key feature. For several applications, conventional PCB is used, and plugged into standardized racks. The power density increase corresponds then to a surface reduction (with often a maximum height requirement).

Designing a power converter with respect to a minimal surface means to set up an optimization strategy. The design variables must be chosen such as a minimum surface can be reached. However in the same time, other constraints must be fulfilled: external requirements obviously, but also other technological parameters, such as maximum losses in the components, or peak voltage on the semiconductors… Last, if a maximal height is required, component choice must account for this geometrical constraint.

This paper has thus the same goal as other design procedures explained in [1-2]. However, the proposed method does not rely on complex computer aided methods, as expert systems or heavy time simulation. For a dedicated application, such as the Flyback converters used in this paper, a fully analytical method is available, what allows simple use in any conventional software, as a Mathcad sheet for example.

In the first section of this paper, the topology to be designed will be presented. Then, design procedure will be detailed. First, the choice of the minimum number of design parameters will be presented. Then, all physical phenomena to be accounted for during the design will be listed. Analytical expressions will be given in section IV, and exploited in section V to propose some design trade off curves. The main difficulty is that the proposed expressions must be valid for any kind of design parameters value; this means that they must handle either continuous or discontinuous conduction mode. Validation of the proposed design will be proposed in section VI.

II. CONVERTER REQUIREMENTS AND TOPOLOGY

The application illustrating our design method is a Switched Mode Power Supply (SMPS) with following requirements (for auxiliary feeding in railway applications):
- PCB size [mm*mm*mm] : 100 * 160 * 41.6
- Output Power [W] : 70
- Frequency [kHz] : 20 < f < 45
- Input voltage [V] : 43 < V_in < 137 => the design was achieved for 43 V (most constraint for the current), except for MOSFET voltage, taken from 137V
- Output voltage [V] : 24 (0.6A), 12 (3A), 5 (0.5A), 3.3 (2.4A). => we defined a 12 V SMPS, and for the design, we have considered the total power on this output.The converter topology has been chosen as a half Bridge Flyback structure (Figure 1.), well adapted to this power range, with the advantage of recycling leakage energy, instead of dissipating it [3]. The behaviour of this converter is well known. For 0 < t < \( \alpha \), both switches are turned on: transformer is thus magnetized under voltage V_e. Output Diode is off and must handle reverse voltage \( (m \cdot V_e + V_s) \), where V_e and V_s are input and output voltage respectively, and m the transformer ratio. At \( t = \alpha \), the two switches are turned off, demagnetization occurs first on the primary side, due to transformer leakage. This phase is neglected in the design phase, except for primary switch voltage constraint, which is imposed at V_e. Then, the conventional demagnetization on the secondary side occurs. The two switches must handle V_e + V_s/m. A reasonable assumption is that the two switches share this voltage equally. Therefore, each switch must blocks \((V_e + V_s/m)/2\).

![Figure 1. Half Bridge Flyback Structure.](image-url)
As briefly mentioned in the introduction, the main goal of this paper is to optimize a Flyback converter. An optimization process consists in finding a correct set of design variable values that maximize or minimize a given objective function. In our application, the converter surface will be chosen as objective. However, several constraints must be fulfilled, what leads to a non obvious problem. Usually, the designer starts from his knowledge of the converter and focuses his attention on the most critical component. In the Flyback converter, it is obviously the transformer, which is bulky and the most complex component to be designed. Therefore, the converter optimization often results in a transformer optimization, and the other components are just considered using constraints. However, the converter optimum is not reached for every component optimum, and the best solution must account for all problems simultaneously. Therefore, we first modelled the complete converter, expressing all waveforms and associated results in a close form. Then, the objective function (surface) and all constraints could be expressed.

III. DESIGN PROCEDURE

The aim of this paper is to minimize the surface of the passive elements. Thus, they must be evaluated as a function of the design parameters. For a given technology, the surface of the output capacitor is linked to its rms current. Based on a 35V Electrolytic capacitor serie [4], the capacitor surface has been plotted as a function of its rms capability (Figure 3.). It is clear from this figure that a quadratic approximation can be made, what is not quite surprising since capacitor surface is linked to its ability to evacuate the losses, which depend on the quadratic value of the rms current.

The transformer surface is obviously linked to its design. A well known design method is the area product [5]. The transformer Area Product Ae.Sf (winding area * core area) can be expressed as a function of peak primary current and rms primary and secondary currents. Analytical expression can thus be derived as a function of the three design parameters, for both CCM and DCM. For a given core series, the surface occupied by the transformer can be linked to this area product using the same idea as the one proposed in [6].

\[
\beta = \alpha \left( \frac{V_e}{V_s \cdot m} + 1 \right)
\]

B. Surface computation

The design parameters are thus only f, m and L1. To be noticed that due to the pre-regulation function of this converter, output voltage ripple is not really constraint, thus, output capacitor value is not a design parameter. After design, it just must be checked that the capacitance is not too small. In fact, the most important constraint for the capacitor is its rms current.
C. Losses and other constraints computation

Since all peak, average and rms currents can be expressed as a function of the design parameters, semiconductor losses can be computed, using well known losses models of semiconductors: voltage drop and resistance for diode, resistance for MOSFET. Switching losses can be estimated from switching times, peak currents and voltages applied to the semiconductors [7].

For transformer losses, if the peak induction and the magnetic material are fixed, losses may be estimated from manufacturer datasheet, even if accuracy is poor. It is important to account for this parameter, because it directly impacts the working of the Flyback: a high peak induction will allow reducing the area product and thus selecting a smaller core. On the other hand, it increases losses, which must be maintained under a given value. Copper losses cannot be precisely computed, due to the difficulty of considering proximity losses. However, a maximum current density is fixed, what allows maintaining reasonable losses. An estimate using DC resistor value can also be proposed.

Another key parameter for the transformer design is linked to the airgap: this one cannot be too large otherwise, leakage will increase. Even if leakage energy is recycled in this topology, a bad coupling is not desirable. Therefore, a maximum airgap is fixed. This one depends on the core size. In fact, the ratio Core_width/Airgap is fixed. For instance, for ETD 39 [8] core, it corresponds to a 2 mm max airgap.

Capacitor losses can be computed from rms current and esr value, which may be interpolated from manufacturer datasheet, as for capacitor surface in Figure 4. However, this has not been accounted in this study, since most of the losses are generated in the semiconductor and the transformer.

Voltage overshoot on the MOSFETS and the secondary diode is linked to the normal behavior of the and to transformer ratio. It is a constraint for semiconductor choice (computed for 137V).

Duty cycle a must stay within 0.1 (minimum technologically available) and 0.5, due to half bridge topology.

D. Surface Minimization

Having expressed the passive component surface, the losses and the constraints as a function of the design parameters, a set of design parameters achieving the minimum surface, satisfying all constraints can be selected (see section V). Then, the core reference can be selected, as well as the actual capacitor.

E. Parameter adjustment

After having selected the set of parameters corresponding to a minimum surface, and fulfilling all constraints, the core of the transformer is thus chosen. However, as illustrated in Figure 4, the actual surface is always bigger than the needed area product. Therefore, once the core has been selected, a second optimization can be carried out. Design parameters are then modified to exploit this core at the best. For this purpose, two compromises can be chosen. Either the design values may be changed to reduce capacitor size, then resulting in the best possible surface using this core. Another solution is to try to improve efficiency. In this case, frequency can be reduced so that losses are reduced. This frequency decrease is achieved in conjunction with a change in magnetizing inductor L1, so that the final result still corresponds to the optimal total surface. The complete methodology is shown on Figure 5, and will be illustrated in section VI.

IV. ANALYTICAL FORMULAS

All formulas have been implemented in a Mathcad sheet. In APPENDIX are only summarized the main equations. First is shown how to express the surface area product Ae.Sf, depending on the current conduction mode. The selection of the correct formula is achieved using the appropriate relationship that can be established at the limit between these two modes.

Rms current in output capacitor can also be computed from the knowledge of current waveforms. All other equations allowing constraints evaluation can be easily obtained, especially using some formal computations available in Mathcad.

![Figure 4. Surface computed from area product (vs magnetizing inductance), and the actual cores which must be chosen](image-url)

![Figure 5. Surface minimization process.](image-url)
V. DESIGN TRADE-OFF

Before achieving the optimization, we first studied the influence of each parameter on the total surface, computed using analytical formula. Frequency increase results in a smaller surface, what is obvious (Figure 6.). Other parameter variation exhibit more interesting behaviors: Optimum surface appears when varying transformer ratio m or magnetizing inductance L1 (Figure 7. and Figure 8.). It is a good illustration that the Flyback optimum does not results from the transformer optimum. Indeed, the transformer surface shows a monotonous variation as a function of all parameters: decreasing with frequency, increasing with magnetizing inductance, decreasing with transformer ratio m.

To help in selecting the good design parameters, the surface has been plotted as a function of magnetizing inductance L1 and transformer ratio m, for different frequencies (Figure 9.). It can be noticed that frequency does not modify the surface shape significantly. This can be explained by the monotonous variation of the surface versus frequency (Figure 6.).

The optimization leads to the choice of m = 1.3, L1 = 36µH and f = 40kHz for satisfying all constraints, and especially semiconductors and transformer losses. However, for this design, the selected core (ETD34) is not fully used, as illustrated Figure 11. Indeed, once the core has been chosen, the area product is fixed, and it is nonsense not to using it. Therefore, a first solution is to increase the magnetizing inductor L1 until ETD34 is fully used. This L1 increase results in a decrease of RMS current in the capacitors, and therefore a surface minimization. In Figure 10. this corresponds to L1 = 55µH with the same frequency (40kHz).

Another solution is to try to reduce losses by reducing the switching frequency. In this case, a new value of L1 must be computed in order to keep the surface minimum. The f & L1 parameters must be determined conjointly, checking that ETD34 is still used optimally. In the treated example, the solution has been found to be 30kHz – 44µH (Figure 10 & Figure 11.). This lower frequency allows reducing the thermal constraints and increasing the converter efficiency.

VI. CONVERTER REALIZATION AND TESTS

The final choice has been L1 = 44µH, m = 1.3, f = 30kHz. The transformer is built with an ETD 34 core, n1 = 23, n2 = 17, air gap has been computed at 1.5 mm and peak induction has been imposed at 220mT. This optimized design is not far from discontinuous conduction mode, what is quite reassuring since this corresponds to the minimum stored energy in the transformer.

Global efficiency has been measured to validate losses models and achieve a sensibility study (Figure 13.). Obviously, accuracy is not very good with these design models, but the error is not so big (88% expected, 83% obtained; Remember that capacitor losses were neglected).

Compared to the initial design, a significant surface reduction has been achieved. Indeed, on the same surface as the initial power supply, keeping the same height (because the PCB was inserted in a rack), 70W has been reached, compared to 35W initially. The power density was thus doubled thanks to an optimal design.
Figure 10. Use of Core ETD34. Comparison between optimized result (without accounting for core reference discretization), adjustment for better surface, adjustment for better efficiency.

Figure 11. Parameter adjustment once the core has been selected. The set of design parameters \((m = 1.3, L_m = 36\mu H, f = 40kHz)\) is no more optimal when selecting the core ETD34.

Figure 12. The realized converter and nominal load experimental wave forms at 45V input voltage.

Figure 13. Efficiency vs Frequency for two input voltages.

VII. CONCLUSION

In this paper, a fully analytical modeling of a Flyback converter has been proposed and implemented in a simple Mathcad sheet. This analytical description accounts for both continuous and discontinuous conduction mode and is therefore general. Thanks to some approximations, the area of passive components (transformer and output capacitor) can be computed. Transformer surface is linked to the well known area product, whereas output capacitor surface is correlated to rms current. The global surface (transformer + capacitor) depends on 3 parameters only, and exploring the space of solutions has allowed minimizing the surface, respecting all constraints on the components. After optimization, some adjustments have to be done, in order to account for the discrete nature of core references. Several options are possible: either pure surface minimization, or improving efficiency. Therefore, the power density has been doubled compared to initial power supply. Thanks to the analytical formulas, any other compromise or optimization goal may be easily reached. For instance a new design with the best efficiency on a given surface would only take a few minutes.

ACKNOWLEDGMENT

The authors would like to thank Florian PAIRE, for his very good work on this subject during his thesis. It is unfortunate that he finally did not choose to go further in the research activity. Good luck in industry!

REFERENCES

[8] www.micrometals.com
APPENDIX: EXAMPLE OF ANALYTICAL FORMULAS USED FOR CORE SELECTION AND OUTPUT CAPACITOR RMS CURRENT

CCM-DCM limit determination

\[
L1\text{lim}(m, f) := \frac{1}{2} \frac{V_e^2}{V_s} m \left( \frac{V_s}{V_s + V_e} \right)^2 \frac{1}{P_f}
\]

Area Product

\[
\text{AeSF}(L1, m, f, B) := \begin{cases} 
\text{SfERCC}(L1, m, f, B) & \text{if } L1 > L1\text{lim}(m, f) \\
\text{SfERCD}(L1, m, f, B) & \text{otherwise}
\end{cases}
\]

\[
\text{AeSFCC}(L1, m, f, B) := \begin{cases} 
\frac{L1}{m^2} & \\
\alpha \left( \frac{V_s}{V_s m + V_e} \right) & \\
T \left( \frac{1}{f} \right) & \\
\Delta i \left( \frac{V_e}{L1} \alpha T \right) & \\
\left( \frac{P}{V_e} + \frac{1}{2} \Delta i \right)^2 \left( \frac{V_e}{\alpha T} \right) & \\
\left( \frac{V_e}{L1} \alpha T \right)^2 \left( \frac{V_e}{\alpha T} \right) \left( \frac{V_e}{L1} \alpha T \right) & \\
\left( \frac{V_e}{L1} \alpha T \right)^2 \left( \frac{V_e}{L1} \alpha T \right) \left( \frac{V_e}{L1} \alpha T \right) \left( \frac{V_e}{L1} \alpha T \right) & \\
\end{cases}
\]

\[
\text{AeSFCD}(L1, m, f, B) := \begin{cases} 
\frac{L1}{m^2} & \\
\alpha \left( \frac{2 L1 f V_s} {V_e} \right) & \\
T \left( \frac{1}{f} \right) & \\
\left( \frac{V_e}{L1} \alpha T \right) & \\
\left( \frac{V_e}{L1} \alpha T \right)^2 \left( \frac{V_e}{L1} \alpha T \right)^2 \left( \frac{V_e}{L1} \alpha T \right)^2 \left( \frac{V_e}{L1} \alpha T \right)^2 & \\
\end{cases}
\]

Capacitor Current

\[
I_{\text{capaeff}}(L1, m, f) := \begin{cases} 
I_{\text{capaeffCC}}(L1, m, f) & \text{if } L1 > L1\text{lim}(m, f) \\
I_{\text{capaeffCD}}(L1, m, f) & \text{otherwise}
\end{cases}
\]

\[
\text{I}_{\text{capaeffCC}}(L1, m, f) := \begin{cases} 
\frac{L1^2}{(L1 m)^2} & \\
\alpha \left( \frac{V_s}{V_s \alpha T} \right) & \\
T \left( \frac{1}{f} \right) & \\
\left( \frac{V_s}{V_s \alpha T} \right) \times m & \\
\left( \frac{V_s}{V_s \alpha T} \right)^2 \times \left( \frac{V_s}{V_s \alpha T} \right)^2 \times m & \\
\left( \frac{V_s}{V_s \alpha T} \right)^3 \times \left( \frac{V_s}{V_s \alpha T} \right)^3 \times \left( \frac{V_s}{V_s \alpha T} \right)^3 \times m & \\
\end{cases}
\]

\[
\text{I}_{\text{capaeffCD}}(L1, m, f) := \begin{cases} 
\frac{L1^2}{(L1 m)^2} & \\
\alpha \left( \frac{V_s}{V_s \alpha T} \right) & \\
T \left( \frac{1}{f} \right) & \\
\left( \frac{V_s}{V_s \alpha T} \right) \times m & \\
\left( \frac{V_s}{V_s \alpha T} \right)^2 \times \left( \frac{V_s}{V_s \alpha T} \right)^2 \times m & \\
\left( \frac{V_s}{V_s \alpha T} \right)^3 \times \left( \frac{V_s}{V_s \alpha T} \right)^3 \times \left( \frac{V_s}{V_s \alpha T} \right)^3 \times m & \\
\end{cases}
\]
**Diode Current**

\[\text{Id}_{\text{eff}}(L1, m, f) := \begin{cases} \text{Id}_{\text{eff}}(C)(L1, m, f) & \text{if } L1 > L1\text{lim}(m, f) \\ \text{Id}_{\text{eff}}(D)(L1, m, f) & \text{otherwise} \end{cases}\]

\[\text{Id}_{\text{eff}}(C)(L1, m, f) := \text{Id}_{\text{eff}}(C)(L1, m, f)\]

\[\text{Id}_{\text{eff}}(D)(L1, m, f) := \text{Id}_{\text{eff}}(D)(L1, m, f)\]

**MOSFET Current**

\[\text{IT}_{\text{eff}}(L1, m, f) := \begin{cases} \text{IT}_{\text{eff}}(C)(L1, m, f) & \text{if } L1 > L1\text{lim}(m, f) \\ \text{IT}_{\text{eff}}(D)(L1, m, f) & \text{otherwise} \end{cases}\]

\[\text{IT}_{\text{eff}}(C)(L1, m, f) := \text{IT}_{\text{eff}}(C)(L1, m, f)\]

\[\text{IT}_{\text{eff}}(D)(L1, m, f) := \text{IT}_{\text{eff}}(D)(L1, m, f)\]