An Implementation of DES and AES, Secure against Some Attacks, Proc. of CHES'01, pp.309-318, 2001. ,
DOI : 10.1007/3-540-44709-1_26
Device Forming a Logic Gate for Minimizing the Differences in Electrical or Electromagnetic Behavior in an Integrated Circuit Manipulating a Secret Patent from thé Etat Francais, représenté par le secrétariat général de la défense nationale, 2006. ,
DES and Differential Power Analysis The ???Duplication??? Method, CHES, pp.158-172, 1965. ,
DOI : 10.1007/3-540-48059-5_15
Geometrical counter-measures against side-channel attacks, 2007. ,
The ???Backend Duplication??? Method, LNCS, editor, CHES, pp.383-397, 2005. ,
DOI : 10.1007/11545262_28
CMOS structures suitable for secured hardware, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.1414-1415, 2004. ,
DOI : 10.1109/DATE.2004.1269113
Tamper Resistivity Analysis for Nano-meter LSI with Process Variations, 2006 13th IEEE International Conference on Electronics, Circuits and Systems, pp.387-390, 2006. ,
DOI : 10.1109/ICECS.2006.379806
Differential Power Analysis, Proceedings of CRYPTO'99, pp.388-397 ,
DOI : 10.1007/3-540-48405-1_25
Security evaluation at design time for cryptographic hardware, 2006. ,
Side-Channel Leakage of Masked CMOS Gates Matching properties of MOS transistors, IEEE Journal of Solid State Circuits, vol.3376, issue.245, pp.351-3651433, 1989. ,
Within-die delay variability in 90nm FPGAs and beyond, 2006 IEEE International Conference on Field Programmable Technology, pp.97-104, 2006. ,
DOI : 10.1109/FPT.2006.270300
Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style, CHES, pp.255-269, 2006. ,
DOI : 10.1007/11894063_21
Secured CAD Backend Flow for Power-Analysis Resistant Cryptoprocessors. IEEE Design & Test of Computers, special issue on " Design and Test of ICs for Secure Embedded Computing, 2007. ,
A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards, ESSCIRC'02, pp.403-406, 2002. ,
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.246-251 ,
DOI : 10.1109/DATE.2004.1268856