Single Carbon Nanotube Transistor at GHz Frequency
Julien Chaste, Lorentz Lechner, Pascal Morfin, Gwendal Fève, Takis Kontos, Jean-Marc Berroir, Christian Glattli, Henri Happy, Perti Hakonen, Bernard Plaçais

To cite this version:

HAL Id: hal-00272200
https://hal.archives-ouvertes.fr/hal-00272200
Submitted on 14 Apr 2008

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Single carbon nanotube transistor at GHz frequency

J. Chaste,1,2 L. Lechner,3 P. Morfin,1,2 G. Fève,1,2 T. Kontos,1,2 J.-M. Berroir,1,2 D.C. Glatthori,1,2,4 H. Happy,5 P. Hakonen,3 and B. Placais1,2,*

1Ecole Normale Supérieure, Laboratoire Pierre Aigrain, 24 rue Lhomond, 75005 Paris, France
2CNRS UMR8551, Laboratoire associé aux universités Pierre et Marie Curie et Denis Diderot, France
3Low Temperature Laboratory, Helsinki University of Technology, Otakaari 3A, Espoo, 02015 Finland
4Service de Physique de l’État Condensé, CEA Saclay, F-91191 Gif-sur-Yvette, France
5Institut d’Electronique, de Microélectronique et de Nanotechnologie, UMR-CNRS 8520, BP 60069, Avenue Poincaré, 59652, Villeneuve d’Ascq, France

(Dated: January 2, 2008)

We report on microwave operation of top-gated single carbon nanotube transistors. From transmission measurements in the 0.1–1.6 GHz range we deduce device transconductance $g_m$ and gate-nanotube capacitance $C_g$ of micro- and nanometric devices. A large and frequency-independent $g_m \sim 20 \mu S$ is observed on short devices which meets best dc results. The capacitance per unit gate length $\sim 60 \text{ aF}/\mu \text{m}$ is typical of top gates on conventional oxide with $\epsilon \sim 10$. This value is a factor 3–5 below the nanotube quantum capacitance which, according to recent simulations, favors high transit frequencies $f_T = g_m/2\pi C_q$. For our smallest devices, we find a large $f_T \sim 50$ GHz with no evidence of saturation in length dependence.

PACS numbers:

Carbon nanotube field effect transistors (CNT-FETs) are very attractive as ultimate, quantum limited devices. In particular, ballistic transistors have been predicted to operate in the the sub-THz range [1, 2]. Experimentally, a state-of-the-art cut-off frequency of 30 GHz has been reached in a low impedance multi-nanotube device [3], whereas 8 GHz was achieved with a multigate single nanotube transistor [4]. Indirect evidence of microwave operation were also obtained in experiments based on mixing effects or channel conductance measurement in single nanotubes [5–9].

The extraordinary performances of nanotubes as molecular field effect transistors rely on a series of unique properties. High-mobility "p-doped" single walled nanotubes can be obtained by CVD-growth, with a semi-conducting gap $\Delta \sim 0.5–1$ eV (diameter 1-2 nm) [10]. Low Schottky-barrier contacts, with Pd metallisation, and quasi-ballistic transport result in a channel resistance $R_{ds}$ approaching the quantum limit, $h/4e^2 = 6.5$ kΩ for a 4-mode single walled nanotube [11]. High saturation currents, limited by optical phonon emission, allow large biases, $I_{ds} \sim 20 \mu A$ at $V_{ds} \gtrsim 1$ V in short nanotubes [12, 13]. The above numbers and the good gate coupling explain the large transconductances, $g_m \sim I_{ds}/\Delta \gtrsim 10 \mu S$, observed in dc experiments [1]. In the ac, an intrinsic limitation is given by the transit frequency $f_T = g_m/2\pi C_q$, where $C_q$ is the gate-nanotube capacitance. Here $C_q = C_{geo}C_Q/(C_{geo} + C_Q)$ is the series combination of the quantum and geometrical capacitances, $C_Q$ and $C_{geo}$. Ultrathin oxide coating in CNT-FETs allows to approach the quantum limit with a capacitance per unit gate length $l_g$, $C_{geo}/l_g > C_Q/l_g = 3 \Omega$. If $l_g = 300 \text{ nm}$, we find $g_m \sim 20 \mu S$ for $V_{ds} \gtrsim 1$ V.

4$e^2/hv_F \sim 400 \text{ aF}/\mu \text{m}$ for $v_F \sim 4 \times 10^5$ m/s, a typical value for semiconducting NTs [14].

Beside basic interest for quantum limited nano-devices, single nanotube transistors offer new opportunities for fast charge detection due to unique combination of short time response and high charge sensitivity. At present, charge counting experiments performed in nanotube or semiconducting quantum dots use either single electron

---

*Electronic address: Bernard.Placais@lpa.ens.fr
It shows a discontinuity at the opening of channel conductivity GHz operation ($V_g$ correspond to $-2$–$2\text{V}$ with an increment of $0.4V$. Panel C gives the slope $(d/gS_{21}(\omega))/dV_g$ as function of gate voltage. It shows a discontinuity at the opening of channel conductance associated with the gate-drain capacitance. Panel F shows device transconductance.

transistors [15, 16] or quantum point contact detectors [17] which operate on microsecond timescales. High sensitivity of NT-FET has been demonstrated recently by monitoring tunneling events between the nanotube and a nearby gold particle [18] at the dc limit. Performing such experiments with quantum dots at nanosecond timescales would allow to extend charge counting in the coherent regime relevant for full quantum electronics [19]. Given the shot noise limitation of a nanotube detector of bandwidth $1/\tau = 1\text{ns}^{-1}$, overestimated by the poissonian value $\sqrt{I_{ds},\tau}/e = 250$ electrons for $I_{ds} \sim 10\mu A$, single charge resolution requires a charge gain $g_m\tau/C_g \gtrsim 250$ or equivalently a transit frequency $f_T = g_m/2\pi C_g \gtrsim 40\text{GHz}$.

In this letter we demonstrate room-temperature broadband GHz operation ($f = 0.1$–$1.6\text{GHz}$) of nanotransistors made of a single carbon nanotube, with $l_g = 0.3\mu m$ and $3\mu m$ (channel lengths 1 and 3.5 $\mu m$ respectively). Our main results are the high $g_m \sim 10$–$20\mu S$ in short tubes, and the scaling $C_g \propto l_g$. From the latter we deduce $C_g/l_g \sim 60\text{aF}/\mu m$, in accordance with previous low-frequency determinations [20], and $f_T \sim 50\text{GHz}$ for our $l_g = 300\mu m$ devices.

Double-gate carbon nanotube transistors were fabricated by e-beam lithography in a coplanar strip-line geometry, with two symmetric top gates (see Fig.1), on oxidized high-resistivity silicon substrates (resistivity 3–5 k$\Omega$.cm). Nanotubes were synthesized from nano patterned catalyst pads using a standard CVD recipe. Palladium contact evaporation is followed by multistep oxidation of thin aluminium, for a total oxide thickness of $\sim 6\mu m$, and finally gold-gate deposition. This process provides full oxidation of Al into $\text{Al}_2\text{O}_3$ with $\varepsilon \approx 9.8$. From sample geometry and dielectric constants, we estimate $C_{gs}/l_g \sim 100\text{aF}/\mu m$.

Devices were characterized in a standard $S$-parameter measurement using an RF probe station and a network analyzer. Attenuators (–6 dB and –10 dB), followed by bias tees, are mounted directly at the input and output ports of the station to minimize standing waves in the $Z_0 = 50\Omega$ cables due to large impedance mismatch $R_{ds}/Z_0 \sim 300$. To compensate for small voltage gain, $Z_{0d}R_m \sim 10^{-3}$, output signals are amplified by two 0.1–2 GHz bandwidth low noise amplifiers in series. As a consequence, $S$-parameter measurement is restricted to the transmission coefficient $S_{21}(V_{ds}, V_g)$, which in turn can be accurately calibrated.

Data reduction and analysis are based on the standard equivalent circuit of Fig.1-B. Extrinsic elements, $C_{gd0} \sim C_{dso} \sim 10$–$20\text{fF}$, estimated from independent reflection measurements, and $C_{gd0} \sim 2\text{fF}$ measured as explained below, are minimized by the coplanar sample design. The gate capacitance $C_g = C_{gd} + C_{gs}$ is splitted into gate-drain $C_{gd}$ and gate-source $C_{gs}$ contributions. These are associated to charge relaxation resistances $R_{gd}$ and $R_{gs}$. We have $R_{gd} \gg 1/C_{gd}\omega$ in the OFF state ($V_g \gtrsim 1\text{V}$)

FIG. 2: A 3 $\mu m$ gate transistor. Transmission amplitude $S_{21}$ as function of frequency. Background contribution (inset of panel A), passive zero-bias (panels A and B) and active biased (panels D, E) contributions. Panels A and D (resp. B and E) have same scales for direct data comparison. Lines correspond to $V_g = -2$–$2\text{V}$ with an increment of $0.4V$. Panel C gives the slope $(d/gS_{21}(\omega))/dV_g$ as function of gate voltage. It shows a discontinuity at the opening of channel conductance associated with the gate-drain capacitance. Panel F shows device transconductance.

FIG. 3: Characterisation of a 300 nm gate transistor. Transmission amplitude of active contribution (panel A) and transconductance (panel B). Inset shows hysteresis in the dc characteristics as $V_g$ is swept.
and $R_{gd} \ll 1/C_{gd}\omega$ in ON state ($V_g \lesssim 0$ V). Considering that $Z_0C_{gd}\omega \sim 10^{-2}$, $Z_0C_{gd}\omega \sim 10^{-3}$ and $Z_0g_m \sim 10^{-3}$ in the low-frequency range $\omega/2\pi \leq 1.6$ GHz of our experiment, we obtain

$$S_{21} = S_{21}^0 + S_{21}^p(V_g) + S_{21}^a(V_{ds}, V_g) \quad \text{with}$$

$$S_{21}^0 \approx j 2Z_0\omega C_{gd0}$$

$$S_{21}^p \approx j 2Z_0\omega C_{gd}/(1 + \pi g_mC_{gd}R_{gd})$$

$$S_{21}^a \approx -2Z_0g_m + \Delta S_{21}^a(V_{ds})$$

being, respectively, the background transmission amplitude in the pinned state, the passive contribution at the onset of channel conduction in the zero bias state, and the active contribution under bias. Note that $\Delta S_{21}^a = S_{21}^p(V_{ds}) - S_{21}^a(0)$ constitutes the imaginary part of $S_{21}^a$.

In order to check the validity of our analysis, we first consider the case of long FETs ($l_g = 3 \mu$m) where gate capacitance contributions are easily resolved. Typical data are exhibited in Figs. 2A. The inset of Fig. 2A shows both quadratures of the background transmission $S_{21}^0(f)$.

From the slope of $\Im(S_{21}^0(f))$ and Eq. (1) we deduce the small $C_{gd0} \sim 1.5 \text{ fF}$. Subtraction of this contribution, keeping zero bias conditions, gives the $V_g$-dependent passive contribution $S_{21}^p(f)$ shown in (Figs. 2A, B). In the ON state $\Im(S_{21}^p)$ has a linear frequency dependence, whose slope is plotted in Fig. 2C as a function of $V_g$. The pinch-off transition appears here as a strong discontinuity associated with the divergence of the charge relaxation resistance $R_{gd}$. From the step amplitude and using Eq. (2), we deduce $C_{gd} \approx 170 \text{ aF}$. This value is very representative of the five long samples which we have measured with an average of $160 \text{ aF}$ and a standard deviation of $50 \text{ aF}$. A small monotonous dependence in $\Re(S_{21}^p)(V_g)$ (Fig. 2A) is also observed which is possibly due to a residual substrate conduction, not taken into account in our analysis.

The active contribution (Figs. 2D-E) is obtained from the bias dependence of $S_{21}(f)$ at constant $V_g$. The in-phase signal $\Re(S_{21}^a)(f)$ is prominent and almost frequency independent. Slow frequency oscillations are reminiscent of calibration imperfections. Averaging $\Re(S_{21}^a)$ over $0.2-1.6$ GHz gives, according to Eq. (3), the transconductance as function of $V_g$ shown in Fig. 2F. It has a maximum $g_m \gtrsim 3 \mu$s close to the maximum observed at the dc ON-OFF transition. Representative values are $g_m \sim 1-4 \mu$s. The small negative part, $\Im(S_{21}^a) = -\Im(S_{21}^p)$ in Fig. 2E, is a capacitive contribution due to a shift of the pinch-off under bias. Altogether, these measurements show that one can quantitatively analyze the dynamical properties of a single nanotube transistor. With $g_m \sim 1.5\mu$s and $C_g \sim 85\text{ aF}$ (per gate finger), the transit frequency of the $3 \mu$m device of Fig. 2 is $f_T \sim 3 \text{ GHz}$.

For short NT-FETs ($l_g = 300 \text{ nm}$ in Fig. 1) we observe smaller $C_{gd}$ and larger $g_m$ due to smaller channel resistance. Example shown in Fig. 3 represents a new state-of-the-art for RF operation with a maximum of $g_m(V_g) \gtrsim 20 \mu$s (double gate fingers). Gate drain capacitance is $C_{gd} \sim 35 \text{ aF}$ (standard deviation $25 \text{ aF}$). Average values for the six short NT-FETs measured are $g_m \sim 12 \mu$s and $C_{gd} \sim 35 \text{ aF}$ (double gate fingers). As seen on the dc characteristics in the inset of Figs. 3B, hysteresis is observed in these measurements which has been omitted elsewhere for clarity. Comparing our data for the $300$ nm and $3 \mu$m devices shows that, within experimental uncertainty, $C_{gd}$ scales with $l_g$. Assuming symmetric distribution of gate-drain and gate-source capacitances at zero bias, we obtain $C_g/l_g \approx 2C_{gd}/l_g \approx 60 \text{ aF}/\mu$m. With $g_m \sim 10\mu$s and $C_g < 30\text{ aF}$ (per gate finger), the transit frequency of the $300$ nm device of Fig. 3 is $f_T \gtrsim 50 \text{ GHz}$.

These measurements show that NT-FET performances do improve drastically upon gate size reduction down to the nanometric scale (factor of 15 in $f_T$ for a factor 10 in size). We now discuss possible routes for improvements. First one is to increase $g_m$ by reducing access resistance due to the ungated NT sections at drain and source (see Fig. 1A). This effect is significant on devices using deposited CNTs, it is minimized with in situ CVD-grown NTs which are naturally p-doped in the absence of gating. Actually ungated regions are needed to reduce direct gate-drain/source capacitive coupling. Our values for gate capacitance are close to estimate for the geometrical contribution and in accordance with previous low-frequency measurements in similar top-gated devices [20]. They are still smaller than above numbers for the quantum capacitance. One may wonder whether better performance could be achieved by working closer to the quantum limit in using high-k and/or thinner oxides. This would improve gate coupling, but at the same time slow-down electron dynamics due to the screening of electronic interactions as discussed in Ref. [21]. In the absence experimental data and theoretical model, we shall rely on recent numerical simulations showing that transit frequency is maximized for $C_Q \gtrsim 3-5 \times C_{geo}$ [14]. This condition which is close to our experimental realization. The most promising route is further size reduction down to $100$ nm as we have not observed evidence for saturation down to $300$nm. Finally noise performance remain to be characterized, in particular the conditions for shot-noise limited resolution.

In conclusion, we have demonstrated high-transconductance SWNT-FET properties up to $1.6$ GHz. We observe that high sensitivity is preserved, and that gate capacitance scales with gate length down to $300$ nm. Transit frequencies as high as $50$ GHz have been inferred, indicating that nanotube FETs are promising fast sensors.

Acknowledgments

Authors acknowledge fruitful discussions with S. Galdin-Retailleau, P. Duijorphus, J.P. Bourgoin, V. Derycke, and G. Dambrine. The research has been supported by french ANR under contracts ANR-2005-055-HF-CNT, ANR-05-NANO-010-01-NL-SBPC, and EC