65nm CMOS Circuit Design of a Sampled Analog Signal Processor dedicated to RF Applications

Abstract : The Software-Defined Radio (SDR) concept aims at designing a re-configurable radio architecture accepting all cellular or non-cellular standards working in the 0-5 GHz frequency range. Some technical challenges have to be solved in order to address this concept. A fully digital SDR system implying an A/D conversion close to the antenna is not feasible in the case of mobile terminal. This paper presents the design of an Analog Processor which process RF signal in order to select and convert into digital only the desired RF signal envelope. It uses the principle of a Fast Fourier Transform (FFT) to carry out basic analog functions with high accuracy at a low power consumption. Schematic and Post Layout Simulations are exhibited. Estimated die area and power consumption are numbered.
Document type :
Conference papers
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00269138
Contributor : Equipe Conception de Circuits <>
Submitted on : Wednesday, April 2, 2008 - 6:31:30 PM
Last modification on : Wednesday, October 9, 2019 - 9:30:27 PM
Long-term archiving on : Thursday, May 20, 2010 - 10:49:07 PM

File

NEWCAS08.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00269138, version 1

Citation

Francois Rivet, Yann Deval, Jean-Baptiste Begueret, Dominique Dallet, Philippe Cathelin, et al.. 65nm CMOS Circuit Design of a Sampled Analog Signal Processor dedicated to RF Applications. Northeast Workshop on Circuits and Systems, Jun 2008, Montreal, Canada. pp.123-127. ⟨hal-00269138⟩

Share

Metrics

Record views

204

Files downloads

510