A 4 Gsample/s 2 bits flash ADC with 2–4 GHz input bandwidth for radio astronomy application - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Analog Integrated Circuits and Signal Processing Année : 2006

A 4 Gsample/s 2 bits flash ADC with 2–4 GHz input bandwidth for radio astronomy application

Résumé

This paper presents the design and the measurement results of a high speed A/D converter (ADC or digitizer) developed for radio-astronomy applications and especially for the ALMA (Atacama Large Millimeter Array) project. This monolithic digitizer is implemented in a BiCMOS0.35 μmSiGe process for high frequencymixed-signal applications. The main characteristics of this circuit are a 2 bits resolution with 3 quantization levels (equivalent to 1.5 bits) with 4 Gsample/s rate, a wide input bandwidth from 2 GHz up to 4 GHz under full Nyquist condition. The adopted digitizer architecture is that of a conventional flash analog to digital converter structure. The overall chip dissipates 652 mW under ±1.25 V supply and the die area is 5.4 mm2.

Dates et versions

hal-00206668 , version 1 (17-01-2008)

Identifiants

Citer

D. Deschans, J.-B. Bégueret, Y. Deval, C. Scarabello, P. Fouillat, et al.. A 4 Gsample/s 2 bits flash ADC with 2–4 GHz input bandwidth for radio astronomy application. Analog Integrated Circuits and Signal Processing, 2006, 49, pp.31-38. ⟨10.1007/s10470-006-8693-5⟩. ⟨hal-00206668⟩
139 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More