The existence of refinement mappings, Theoretical Computer Science, vol.82, issue.2, pp.253-284, 1991. ,
DOI : 10.1016/0304-3975(91)90224-P
Exploiting Positive Equality in a Logic of Equality with Uninterpreted Functions, Computer- Aided Verifi cation?CAV '99, pp.470-482, 1999. ,
DOI : 10.1007/3-540-48683-6_40
Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions ,
DOI : 10.1007/3-540-45657-0_7
Automatic verifi cation of pipelined microprocessor control, Computer-Aided Verifi cation (CAV '94), pp.68-80, 1994. ,
Proof of Correctness of a Processor with Reorder Buffer Using the Completion Functions Approach, Computer-Aided Verifi cation?CAV '99, 1999. ,
DOI : 10.1007/3-540-48683-6_7
Computer- Aided Reasoning: An Approach, 2000. ,
Modeling and verifi cation of out-of-order microprocessors using UCLID, Formal Methods in Computer-Aided Design, pp.142-159, 2002. ,
Correctness of Pipelined Machines, Formal Methods in Computer-Aided Design?FMCAD, pp.161-178, 1954. ,
DOI : 10.1007/3-540-40922-X_11
Mechanical Verifi cation of Reactive Systems, 2001. ,
Automatic verifi cation of safety and liveness for xscale-like processor models using web refi nements, Design, Automation, and Test in Europe, 2004. ,
Siege homepage. See URL http ,
Formal Verifi cation of an Advanced Pipelined Machine, 1999. ,
Verifi cation of a simple pipelined machine model, Computer-Aided Reasoning: ACL2 Case Studies, pp.137-150, 2000. ,
A hybrid SATbased decision procedure for separation logic with uninterpreted functions, Design Automation Conference (DAC 03), pp.425-430, 2003. ,