M. Abadi and L. Lamport, The existence of refinement mappings, Theoretical Computer Science, vol.82, issue.2, pp.253-284, 1991.
DOI : 10.1016/0304-3975(91)90224-P

R. E. Bryant, S. German, and M. N. Velev, Exploiting Positive Equality in a Logic of Equality with Uninterpreted Functions, Computer- Aided Verifi cation?CAV '99, pp.470-482, 1999.
DOI : 10.1007/3-540-48683-6_40

R. E. Bryant, S. K. Lahiri, and S. Seshia, Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions
DOI : 10.1007/3-540-45657-0_7

J. R. Burch and D. L. Dill, Automatic verifi cation of pipelined microprocessor control, Computer-Aided Verifi cation (CAV '94), pp.68-80, 1994.

R. Hosabettu, M. Srivas, and G. Gopalakrishnan, Proof of Correctness of a Processor with Reorder Buffer Using the Completion Functions Approach, Computer-Aided Verifi cation?CAV '99, 1999.
DOI : 10.1007/3-540-48683-6_7

M. Kaufmann, P. Manolios, and J. S. Moore, Computer- Aided Reasoning: An Approach, 2000.

S. Lahiri, S. Seshia, and R. Bryant, Modeling and verifi cation of out-of-order microprocessors using UCLID, Formal Methods in Computer-Aided Design, pp.142-159, 2002.

P. Manolios, Correctness of Pipelined Machines, Formal Methods in Computer-Aided Design?FMCAD, pp.161-178, 1954.
DOI : 10.1007/3-540-40922-X_11

P. Manolios, Mechanical Verifi cation of Reactive Systems, 2001.

P. Manolios and S. Srinivasan, Automatic verifi cation of safety and liveness for xscale-like processor models using web refi nements, Design, Automation, and Test in Europe, 2004.

L. Ryan, Siege homepage. See URL http

J. Sawada, Formal Verifi cation of an Advanced Pipelined Machine, 1999.

J. Sawada, Verifi cation of a simple pipelined machine model, Computer-Aided Reasoning: ACL2 Case Studies, pp.137-150, 2000.

S. A. Seshia, S. K. Lahiri, and R. E. Bryant, A hybrid SATbased decision procedure for separation logic with uninterpreted functions, Design Automation Conference (DAC 03), pp.425-430, 2003.