K. A. Bowman, Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration, IEEE Journal of Solid-State Circuits, vol.37, issue.2, pp.183-190, 2002.
DOI : 10.1109/4.982424

E. Jacobs, Gate Sizing Using a Statistical Delay Model, DATE, pp.283-290, 2000.
DOI : 10.1109/date.2000.840285
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.3603

S. Choi, Novel sizing algorithm for yield improvement under process variation in nanometer technology, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.454-459, 2004.
DOI : 10.1145/996566.996695

J. L. Hennessy, Computer Architecture: A Quantitative Approach, 2002.

S. Borkar, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation , DAC '03, pp.338-342, 2003.
DOI : 10.1145/775832.775920
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.101.7332

H. Mahmoodi, Estimation of Delay Variations Due to Random-dopant Fluctuations in Nano-Scaled CMOS circuits, CICC, pp.17-20, 2004.

A. M. Ross, Useful Bounds on the Expected Maximum of Correlated Normal Variables, 2003.

C. E. Clark, The Greatest of a Finite Set of Random Variables, Operations Research, vol.9, issue.2, pp.145-162, 1961.
DOI : 10.1287/opre.9.2.145