Modelchecking in dense real-time. Information and Computation, pp.2-34, 1993. ,
Automata for modeling real-time systems, Proc. 17th Int. Coll. Automata, Languages, and Programming (ICALP'90), pp.322-335, 1990. ,
DOI : 10.1007/BFb0032042
A theory of timed automata, Theoretical Computer Science, vol.126, issue.2, pp.183-235, 1994. ,
DOI : 10.1016/0304-3975(94)90010-8
Towards the automatic verification of PLC programs written in Instruction List, SMC 2000 Conference Proceedings. 2000 IEEE International Conference on Systems, Man and Cybernetics. 'Cybernetics Evolving to Systems, Humans, Organizations, and their Complex Interactions' (Cat. No.00CH37166), pp.2449-2454, 2000. ,
DOI : 10.1109/ICSMC.2000.884359
A Tool Architecture for the Next Generation of Uppaal, 2003. ,
DOI : 10.1007/978-3-540-40007-3_22
The tool Kronos, Proc. Workshop Hybrid Systems III: Verification and Control, pp.208-219, 1995. ,
DOI : 10.1007/BFb0020947
PLC-automata: a new class of implementable real-time automata, Theoretical Computer Science, vol.253, issue.1, pp.61-93, 2000. ,
DOI : 10.1016/S0304-3975(00)00089-X
Formal methods in PLCprogramming, Proc. IEEE Int. Conf. Systems, Man and Cybernetics (SMC'2000), pp.2431-2436, 2000. ,
A user guide to HyTech, Proc. 1st Int. Workshop Tools and Algorithms for the Construction and Analysis of Systems (TACAS'95), pp.41-71, 1995. ,
DOI : 10.1007/3-540-60630-0_3
Uppaal in a nutshell, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.134-152, 1997. ,
DOI : 10.1007/s100090050010
Timed automaton models for simple programmable logic controllers, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99, pp.114-122, 1999. ,
DOI : 10.1109/EMRTS.1999.777456
Correct Real-Time Software for Programmable Logic Controllers, Correct System Design. Recent Insights and Advances, pp.342-362, 1999. ,
DOI : 10.1007/3-540-48092-7_15
Mechatronik standard system ,
Formal verification: a tool to improve the safety of control systems, 4th Symposium on Fault Detection, Supervision and Safety for Technical Processes, pp.885-890, 2000. ,
Formal modeling of timed function blocks for the automatic verification of Ladder Diagram programs, Proc. 4th Int. Conf. Automation of Mixed Processes: Hybrid Dynamic Systems (ADPM'2000), pp.177-182, 2000. ,