Transformation of VHDL Descriptions into DEVS Models for Fault Modeling and Simulation

Abstract : We propose in this article an approach for the transformation of VHDL descriptions into DEVS models for an easy and fast fault simulation. VHDL allows description of the structure of a design, that is how it is decomposed into sub-designs, and how those designs are interconnected. The specification of the function of designs are performed using familiar programming language forms. One of the main problems is that today tools are unable to quickly and easily create and simulate fault models directly from the VHDL descriptions. A way to solve this problem is to encapsulate these descriptions in easily simulable and evolutive models. We propose to use the DEVS formalism to achieve this encapsulation.
Type de document :
Communication dans un congrès
IEEE. IEEE Systems, Man and Cybernetics Conference (SMC03), Aug 2005, Washington, United States. IEEE, pp.1205-1211, 2005
Liste complète des métadonnées

Littérature citée [9 références]  Voir  Masquer  Télécharger

https://hal.archives-ouvertes.fr/hal-00165462
Contributeur : Laurent Capocchi <>
Soumis le : jeudi 26 juillet 2007 - 11:39:42
Dernière modification le : lundi 21 mars 2016 - 17:31:37
Document(s) archivé(s) le : jeudi 8 avril 2010 - 21:00:05

Fichier

SMCC03.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-00165462, version 1

Collections

Citation

Laurent Capocchi, Fabrice Bernardi, Dominique Federici, Paul-Antoine Bisgambiglia. Transformation of VHDL Descriptions into DEVS Models for Fault Modeling and Simulation. IEEE. IEEE Systems, Man and Cybernetics Conference (SMC03), Aug 2005, Washington, United States. IEEE, pp.1205-1211, 2005. 〈hal-00165462〉

Partager

Métriques

Consultations de
la notice

230

Téléchargements du document

159