A. Amerkad, Y. Bertot, L. Rideau, and L. Pottier, Mathematics and proof presentation in Pcoq, Proceedings of the conference on proof transformation and presentation and proof complexities, 2001.
URL : https://hal.archives-ouvertes.fr/inria-00072274

G. Barrett, Formal methods applied to a floating-point number system, IEEE Transactions on Software Engineering, vol.15, issue.5, pp.611-621, 1989.
DOI : 10.1109/32.24710

S. Boldo and M. Daumas, Properties of the subtraction valid for any floating point system, Proceedings of the 7th international workshop on formal methods for industrial critical systems, pp.137-149, 2002.
DOI : 10.1016/S1571-0661(04)80408-0
URL : https://hal.archives-ouvertes.fr/inria-00072115

V. Carreño and P. Miner, Specification of the IEEE-854 floating-point standard in HOL and PVS. In: Proceedings of the 1995 international workshop on higher order logic theorem proving and its applications, Aspen Grove, UT, supplemental proceedings. Available at, 1995.

Y. Chen, E. Clarke, P. Ho, Y. Hoskote, T. Kam et al., Verification of all circuits in a floating-point unit using word-level model checking, Proceedings of the 1st international conference on formal methods in computer-aided design, pp.19-33, 1996.
DOI : 10.1007/BFb0031797

W. Cody and R. Karpinski, A Proposed Radix- and Word-length-independent Standard for Floating-point Arithmetic, IEEE Micro, vol.4, issue.4, pp.86-100, 1984.
DOI : 10.1109/MM.1984.291224

R. Collins, Inside the Pentium II math bug. Dr. Dobb's Available at: http://www.ddj.com/ articles, Journal, vol.22529708, issue.8, pp.55-579708, 1997.

J. Coonen, Specification for a proposed standard for floating point arithmetic, Memorandum ERL M78, 1978.

M. Cowlishaw, Decimal floating point: algorithm for computers Proceedings of the 16th symposium on computer arithmetic Available at: http://csdl.computer.org, pp.104-11100, 1894.

M. Daumas and P. Langlois, Additive symmetries: the non-negative case, Theoretical Computer Science, vol.291, issue.2, pp.143-157, 2003.
DOI : 10.1016/S0304-3975(02)00223-2

M. Daumas and D. Matula, Validated roundings of dot products by sticky accumulation, IEEE Transactions on Computers, vol.46, issue.5, pp.623-629, 1997.
DOI : 10.1109/12.589241

M. Daumas, L. Rideau, and L. Théry, A Generic Library for Floating-Point Numbers and Its Application to Exact Computing, Proceedings of the 14th international conference on theorem proving in higher order logics, pp.169-184, 2001.
DOI : 10.1007/3-540-44755-5_13
URL : https://hal.archives-ouvertes.fr/hal-00157285

J. Demmel, Underflow and the Reliability of Numerical Software, SIAM Journal on Scientific and Statistical Computing, vol.5, issue.4, pp.887-919, 1984.
DOI : 10.1137/0905062

D. Goldberg, What every computer scientist should know about floating-point arithmetic, ACM Computing Surveys, vol.23, issue.1, pp.5-47, 1991.
DOI : 10.1145/103162.103163
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1.7712

J. Harrison, A Machine-Checked Theory of Floating Point Arithmetic, Proceedings of the 12th international conference on theorem proving in higher order logics, pp.113-130, 1999.
DOI : 10.1007/3-540-48256-3_9

J. Harrison, Formal verification of floating point trigonometric functions Proceedings of the 3rd international conference on formal methods in computer-aided design, pp.217-233, 1954.

N. Higham, Accuracy and stability of numerical algorithms . SIAM, Philadelphia Available at, 1996.

G. Huet, G. Kahn, and C. Paulin-mohring, The Coq proof assistant: a tutorial: version 6.1, Institut National de Recherche en Informatique et en Automatique, 1997.
URL : https://hal.archives-ouvertes.fr/inria-00069967

C. Jacobi, Formal verification of a theory of IEEE rounding, Proceedings of the 14th international conference on theorem proving in higher order logics, pp.239-254, 2001.

C. Kern and M. Greenstreet, Formal verification in hardware design: a survey, ACM Transactions on Design Automation of Electronic Systems, vol.4, issue.2, pp.123-193, 1999.
DOI : 10.1145/307988.307989

D. Knuth, The art of computer programming: seminumerical algorithms Rounding near zero, Proceedings of the 4th real numbers and computers conference, pp.23-29, 1997.

O. Laurent, P. Michel, and V. Wiels, Using Formal Verification Techniques to Reduce Simulation and Test Effort, Proceedings of the international symposium of formal methods Europe, pp.465-477, 2001.
DOI : 10.1007/3-540-45251-6_27
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.23.3125

R. Li, S. Boldo, and M. Daumas, Theorems on efficient argument reductions, 16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings., pp.129-136, 2003.
DOI : 10.1109/ARITH.2003.1207670
URL : https://hal.archives-ouvertes.fr/hal-00156244

P. Markstein, IA-64 and elementary functions: speed and precision, 2000.

P. Miner and J. Leathrum, Verification of IEEE compliant subtractive division algorithms Available at: http, Proceedings of the 1st international conference on formal methods in computer-aided design, pp.64-78, 1996.

O. Leary, J. Zhao, X. Gerth, R. Seger, and C. , Formally verifying IEEE compliance of floating point hardware Available at: http://developer.intel.com/ technology/itj/q11999/pdf/floating_point.pdf 28, Numerical computing with IEEE floating point arithmetic. SIAM, 1999.

J. Rushby and F. Von-henke, Formal verification of algorithms for critical systems Available at: http://www.acm.org/pubs/articles/proceedings/ soft/125083/p1-rushby/p1-rushby.pdf 31 A mechanically checked proof of IEEE compliance of the floating point multiplication, division and square root algorithms of the AMD-K7 processor, Proceedings of the conference on software for critical systems, pp.1-15148, 1991.

N. Schryer, E. Schwarz, R. Smith, and C. Krygowski, A test of computer's floating-point arithmetic unit Available at: http://cm.bell-labs.com/cm/cs/cstr/89.ps.gz 33 The S/390 G5 floating point unit supporting hex and binary architectures Floating point computation, Proceedings of the 14th symposium on computer arithmetic, pp.258-265, 1974.

D. Stevenson, An American national standard: IEEE standard for binary floating point arithmetic, ACM SIGPLAN Notices, vol.22, pp.9-25, 1987.