Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study

C. Lazzari
Ricardo Reis
  • Fonction : Auteur
  • PersonId : 844036

Résumé

This paper reports a case study about the automatic layout generation and transient fault injection analysis of a Phase-Locked Loop (PLL). A script methodology was used to generate the layout based on transistor level specifications. After layout validation, experiences were performed in the PLL in order to evaluate the sensibility against transient fault. The circuit was generated using the STMicroelectronics HCMOS8D process (0.18ìm). Results report the PLL sensitive points allowing the study and development of techniques to protect this circuit against transient faults.
Fichier non déposé

Dates et versions

hal-00143423 , version 1 (25-04-2007)

Identifiants

Citer

C. Lazzari, Ricardo Reis, Lorena Anghel. Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study. 12th IEEE International On-Line Testing Symposium (IOLTS'06), 2006, Lake Como, Italy. pp.165-172, ⟨10.1109/IOLTS.2006.48⟩. ⟨hal-00143423⟩

Collections

UGA CNRS TIMA
68 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More