A DfT Architecture for Asynchronous Networks-on-Chip - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

A DfT Architecture for Asynchronous Networks-on-Chip

Résumé

The Networks-on-Chip (NoCs) paradigm is emerging as a solution for the communication of SoCs. Many NoC architecture propositions are presented but few works on testing these network architectures. To test the SoCs, the main challenge is to reach into the embedded cores (i.e, the IPs). In this case, the DFT techniques that integrate test architectures into the SoCs to ease the test of these SoCs are really favoured. In this paper, we present a new methodology for testing NoC architectures. A modular, generic, scalable and configurable DFT architecture is developed in order to ease the test of NoC architectures. The target of this test architecture is asynchronous NoC architectures that are implemented in GALS systems. The proposed architecture is therefore named ANOC-TEST and is implemented in QDI asynchronous circuits. In addition, this architecture can be used to test the computing resources of the networked SoCs. Some initial results and conclusions are also given
Fichier principal
Vignette du fichier
Tran06ADA.pdf (1.08 Mo) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte
Loading...

Dates et versions

hal-00142999 , version 1 (30-07-2007)

Identifiants

Citer

Xuan Tu Tran, Jean Durupt, François Bertrand, Vincent Beroulle, Chantal Robach. A DfT Architecture for Asynchronous Networks-on-Chip. The 11th IEEE European Test Symposium, May 2006, Southampton, United Kingdom. pp.219-224, ⟨10.1109/ETS.2006.3⟩. ⟨hal-00142999⟩
116 Consultations
506 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More