Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2001

Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures

Résumé

In this paper, we present a cosimulation environment that provides modularity, scalability, and flexibility in cosimulation of SoC designs with heterogeneous multi-processor target architectures. Our cosimulation environment is based on an object-oriented simulation environment, SystemC. Exploiting the object orientation in SystemC representation, we achieve modularity and scalability of cosimulation by developing modular cosimulation interfaces. The object orientation also enables mixed-level cosimulation to be easily implemented; thereby the designer can have flexibility in trade off between simulation performance and accuracy. Experiments with an IS-95 CDMA cellular phone system design show the effectiveness of the cosimulation environment.
Fichier non déposé

Dates et versions

hal-00008089 , version 1 (22-08-2005)

Identifiants

Citer

P. Gerin, S. Yoo, G. Nicolescu, A.A. Jerraya. Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures. 2001, pp.63-68, ⟨10.1145/370155.370276⟩. ⟨hal-00008089⟩

Collections

UGA CNRS TIMA
145 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More