A Method for the Generation of HDL Code at the RTL level from a High-Level Formal Specification Language

Apostolos Kountouris, Christophe Wolinski

To cite this version:


HAL Id: hal-00545554
https://hal.archives-ouvertes.fr/hal-00545554
Submitted on 10 Dec 2010

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A Method for the Generation of HDL Code at the RTL level from a High-Level Formal Specification Language

Apostolos A. Kountouris, Christophe Wolinski
IRISA
Campus Universitaire de Beaulieu
F-35042 Rennes CEDEX
FRANCE

Abstract—In this paper a method for generating HDL code from SIGNAL formal specifications, is described. Applying two transformations on the initial specification yields functionally equivalent RTL HDL code. The functional equivalence is formally proven. The methodology allows component re-usability and enables the validation of their integration at the specification level. We anticipate that the principles presented in this paper, will be applied in the framework of a cooperation with Motorola.

I. INTRODUCTION

In this paper we describe a new methodology for the generation of Hardware Description Language (HDL) code from a high-level formal specification language. The novelty of this methodology is the use of the formal language semantics to prove the functional equivalence between the initial and the resulting HDL representations. To obtain a viable HDL generation scheme two important issues have to be addressed. Primarily the functional equivalence between specification and implementation and secondly, re-usability. The first issue is the classical problem of guaranteeing that the implementation actually implements the specification. Whenever there is a passage from one representation, usually a high-level one, to another lower level one, there can be discrepancies attributed to the fact of changing representation domains. In addition, being able to re-use past designs is necessary in order to shorten the design cycle by re-using previous work or component libraries. Finally, the generation process should be able to accommodate different HDL target languages and should be guided by a set of user supplied options.

We investigate the benefits of a circuit specification environment where the SIGNAL language is the specification front-end. SIGNAL is a dataflow oriented language [1] based on the synchrony hypothesis[2]. Using the language expressions the user is programming in an equational style and thus each program is a system of equations. The SIGNAL compiler resolves these systems and checks for non-determinism, circular control/data dependencies, SIGNAL clock constraints (see [1][4]) etc. These checks are useful in discovering possible sources of error, at compile time. In the example shown in Fig. 1a a small SIGNAL program captures the desired functional requirements. In Fig. 1b we can see its chronogram that shows how the outputs of the program are produced in response to the inputs and the relative presence of the program signals. For example the value of the output G depends on the value of B if A is false or on the value of C if A is true. In the chronogram we can also see that D carries a value only at the logical instants that A is true.

II. HDL GENERATION PROCESS

The process consists of applying a series of transformations to the initial SIGNAL program. In this way we obtain a SIGNAL program functionally equivalent to the initial one. This program can be directly mapped to a Register Transfer Level (RTL) HDL representation by applying a third transformation that performs the translation to HDL. In doing this we use the

```
process EXAMPLE1=

{ ? event H;
  logical A;
  integer B, D
  integer C, G }
{| E := B when A |
 | G := C default B |
 | C := D+E |
| synchro { A, H, B } |
}
where
  integer E
end
```

(a) SIGNAL program

<table>
<thead>
<tr>
<th>H</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>b_1</td>
<td>b_2</td>
<td>b_3</td>
<td>b_4</td>
<td>b_5</td>
<td>b_6</td>
<td>b_7</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>D</td>
<td>d_1</td>
<td>d_2</td>
<td>d_3</td>
<td>d_4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>b_2</td>
<td>b_3</td>
<td>b_0</td>
<td>b_6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>d_1+d_2</td>
<td>d_2+d_3</td>
<td>d_3+d_4</td>
<td>d_4+d_5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td>b_1</td>
<td>b_2</td>
<td>d_1+b_3</td>
<td>d_3+b_4</td>
<td>b_6</td>
<td>d_4+b_5</td>
<td>d_5+b_6</td>
</tr>
</tbody>
</table>

(b) temporal and value relationships of the inputs and outputs of the program

Fig. 1. Functional specification in SIGNAL
structural information contained in the SIGNAL description as well as a set of SIGNAL to HDL translation rules, depending on the targeted HDL.

A. The Transformation Process

The three transformations, $S_{inter}$, $S_{rec}$, $\mathcal{H}$, are the basic tools used in the HDL generation process. In Fig. 2 we graphically depict the process of generating HDL code (xxx_syn.vhd) from an initial SIGNAL program (xxx.SIG). We formally prove that by applying these transformations on SIGNAL programs we end up with functionally equivalent HDL representations. It is also proven that such a scheme allows the seamless integration of predefined components. Using the SIGNAL formal operational semantics we demonstrate that for a SIGNAL process $P$ in a context $C$ $P =_{\text{SIG}} S_{inter}(P)$ where $\equiv_{\text{SIG}}$ is our notion of functional equivalence between SIGNAL processes. Next we prove that for a SIGNAL process $P$ that is equal to the parallel composition of processes $P_1$ and $P_2$ (i.e., $P = P_1 | P_2$).

$$ P =_{\text{SIG}} (S_{inter}(P_1) \mid S_{inter}(P_2)) $$

This is in turn used to prove that $S_{inter}$ can be applied recursively (noted $S_{rec}$) on the process hierarchy till the level of SIGNAL kernel operators is reached. Consequently $P =_{\text{SIG}} S_{rec}(P)$. It is shown that for a process $P$, its $S_{rec}(P)$ and $\mathcal{H}(S_{rec}(P))$ (the HDL representation) are observationally equivalent

$$ S_{rec}(P) =_{\text{OBS}} \mathcal{H}(S_{rec}(P)) $$

B. Component Re-use

Finally, we can deduce that we can effectively use libraries of predefined elements. Let $LC$ a library component with $LC_{SIG}$ its description in SIGNAL and $LC_{HDL}$ its description in HDL. If $LC$ is used in a SIGNAL program $P$, we may represent this fact as $P = P_{sur} \mid LC_{SIG}$ where $P_{sur}$ is the part of $P$ that surrounds $LC$. If $C$ is the context defined by $P$, we obtain

$$ P =_{\text{SIG}} S_{rec}(P_{sur}) \mid S_{inter}(LC_{SIG}) $$

In the SIGNAL source code $LC$ is marked as being a library element, $S_{rec}$ is not applied on it. Such a process is entirely substituted by $LC_{HDL}$, the pre-existing HDL code (found in the library), during the application of $\mathcal{H}$ that generates the HDL code for $P$.

III. SPECIFICATION-LEVEL OPTIMIZATIONS

Using the SIGNAL clock exclusivity information we have many possibilities for specification level optimizations. As a representative example we demonstrate how we can effectively reduce the resources needed and thus minimize hardware. If for instance a SIGNAL program contains an expression like:

$$ d := ((a+b) \text{ when ev}) \text{ default } (b+c) $$

after clock calculus the clocks of the two $+$ operators are found mutually exclusive and thus a single $+$ resource is needed. Fig. 3 (a) shows the $S$ transformation of the example when clock exclusivity information is not considered. Resource sharing is shown in (b) which is equivalent to (a). The table below compares (a) and (b) in terms of number of gates and occupied area for 32-bit quantities for a Xilinx XC4000 FPGA implementation [7].

| Specification: Design entry, static validation |
|---|---|---|

| number of primitive cells | 631 | 480 |
| area | 204.5 | 160.0 |

IV. METHODOLOGY OUTLINE

From a methodology perspective the major steps that lead from the high-level SIGNAL specification of a circuit, to its implementation in hardware, are:

1. Specification: Design entry, static validation

```
+            +
  |   when    |
  |  def  d   |
  | a   sd    |
  +----------+
```

(a) No resource sharing

```
+            +
  |   when    |
  |  def  d   |
  | a   sd    |
  +----------+
```

(b) After resource sharing

Fig. 3. Resource sharing optimization example.
2. **Synthesizability Analysis**: Apply \( S_{\text{interf}} \), static validation of \( S_{\text{interf}} \)
3. **Dynamic Validation**: software simulation
4. **HDL Generation**: Apply \( S_{\text{rec}, H} \)
5. **Synthesis**: set constraints, optimization options etc.
6. **Post-synthesis Validation**: gate-level simulation, etc.

This methodology aspect is graphically depicted in Fig. 4. For design entry we use the SIGNAL language either in textual or graphical form. The static validation is performed by the SIGNAL compiler. The passage from SIGNAL to HDL is a multi-stage, sequential, iterative process. Till before step 4 we are always in the SIGNAL domain, meaning that at the end of any preceding step we may use other SIGNAL tools for purposes like property verification etc.

**V. EXAMPLE: HW IMPLEMENTATION OF A FIFO**

The described HDL generation methodology was applied to a FIFO specification in SIGNAL. Fig. 5 shows the FIFO signal specification and Fig. 6 shows the results at the end of step 3. In the table below we compare the synthesis results for two similar FIFO designs, in terms of number of cells and occupied area. The first is the low area implementation of a synchronous FIFO, found in the SYNOPSYS DesignWare library [6]. The second is the result of our HDL generation process for the SIGNAL specification of Fig. 5. We used the SYNOPSYSSYS design_analyzer and the Xilinx FPGA compiler for the Xilinx XC4000 part [7]. The slight differences between the two designs are quite encouraging as far as the quality of the HDL generated by our process is concerned. We expect to further ameliorate these results by a more extensive application of specification level optimizations.

**VI. CONCLUSION**

In this paper we presented an HDL generation process that accepts as input a SIGNAL program and produces as output a functionally equivalent representation in HDL at the RTL level. To achieve this we use structural information in the SIGNAL program. The most important aspect, of this HDL generation process, is that it constitutes a *formal link* between the specification (SIGNAL) domain and the implementation (synthesis) domain. The whole process is proved using the formal SIG-
NAL semantics. This fact renders this generation process an acceptable and viable link between specification and implementation. Finally a specification level optimization process was studied with a two-fold intention: first express optimizations in the specification level proving the functional equivalence of the optimized circuit, and second enhance the optimization process performed by the underlying synthesis tools.

REFERENCES


Fig. 5. Specification of the FIFO behavior in SIGNAL

\[
\begin{align*}
\text{CLKL} & := \text{CLK} \\
\text{IDWINDOW} & := \text{DATAIN} \text{ window } 8 \\
\text{CWINDOW} & := \text{IDWINDOW} \text{ cell CLKL} \\
\text{HI} & := (0 \text{ when } \text{CLKL} \text{ when } \text{RESET}) \text{ default } \\
& \quad (I \text{ when } (\text{event } \text{DATAIN}) \text{ when } \text{POV}) \text{ default } \\
& \quad ((I+1) \text{ when } (\text{event } \text{DATAIN})) \text{ default } \\
& \quad ((I-1) \text{ when } \text{POV}) \text{ cell CLKL} \\
\text{FULL} & := I>8 \\
\text{EMPTY} & := I<0 \\
\text{TOP} & := (9-(I+1)) \text{ when } (\text{event } \text{DATAIN}) \text{ default } (9-I) \\
\text{TT} & := (1 \text{ when } (\text{TOP}<1)) \text{ default } (8 \text{ when } (\text{TOP}>8)) \text{ default } \text{TOP} \\
\text{VALUEOUT} & := \text{CWINDOW}[\text{TT}] \\
\end{align*}
\]

Fig. 6. $\mathcal{S}_{\text{rec}}$ transformation (fifo_syn.SIG) before HDL generation for the IOPB FIFO
A Method for the Generation of HDL Code at the RTL level from a High-Level Formal Specification Language

Apostolos A. Kountouris, Christophe Wolinski

Abstract: In this paper a method for generating HDL code from SIGNAL formal specifications, is described. Applying two transformations on the initial specification yields functionally equivalent RTL HDL code. The functional equivalence is formally proven. The methodology allows component re-usability and enables the validation of their integration at the specification level.

Author Information

Apostolos Kountouris
IRISA
Campus de Beaulieu
F-35042 RENNES CEDEX - FRANCE
E-mail: kountour@irisa.fr
Phone: +33 2 99 84 72 44
Fax: +33 2 99 84 71 71
Telex: UNIRISA 950 473F