Floating-Point Exponentiation Units for Reconfigurable Computing

Abstract : The high performance and capacity of current FPGAs makes them suitable as acceleration co-processors. This article studies the implementation, for such accelerators, of the floating-point power function $x^y$ as defined by the C99 and IEEE 754-2008 standards, generalized here to arbitrary exponent and mantissa sizes. Last-bit accuracy at the smallest possible cost is obtained thanks to a careful study of the various subcomponents: a floating-point logarithm, a modified floating-point exponential, and a truncated floating-point multiplier. A parameterized architecture generator in the open-source FloPoCo project is presented in details and evaluated.
Type de document :
Article dans une revue
ACM Transactions on Reconfigurable Technology and Systems (TRETS), ACM, 2013, 6 (1), pp.4:1--4:15. <10.1145/2457443.2457447>
Liste complète des métadonnées


https://hal-ens-lyon.archives-ouvertes.fr/ensl-00718637
Contributeur : Florent De Dinechin <>
Soumis le : mardi 17 juillet 2012 - 17:11:58
Dernière modification le : lundi 5 octobre 2015 - 17:01:40
Document(s) archivé(s) le : vendredi 16 décembre 2016 - 00:36:11

Fichier

2012-TRETS-Exponentiation.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Collections

Citation

Florent De Dinechin, Pedro Echeverria, Marisa Lopez-Vallejo, Bogdan Pasca. Floating-Point Exponentiation Units for Reconfigurable Computing. ACM Transactions on Reconfigurable Technology and Systems (TRETS), ACM, 2013, 6 (1), pp.4:1--4:15. <10.1145/2457443.2457447>. <ensl-00718637>

Partager

Métriques

Consultations de
la notice

1146

Téléchargements du document

258