Electromagnetic fault injection: towards a fault model on a 32-bit microcontroller

Nicolas Moro 1, 2, 3, * Amine Dehbaoui 1, * Karine Heydemann 3, * Bruno Robisson 1, 2, * Emmanuelle Encrenaz 3, *
* Corresponding author
1 SAS-ENSMSE - Département Systèmes et Architectures Sécurisés
2 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
3 ALSOC - Architecture et Logiciels pour Systèmes Embarqués sur Puce
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : Injection of transient faults as a way to attack cryptographic implementations has been largely studied in the last decade. Several attacks that use electromagnetic fault injection against hardware or software architectures have already been presented. On microcontrollers, electromagnetic fault injection has mostly been seen as a way to skip assembly instructions or subroutine calls. However, to the best of our knowledge, no precise study about the impact of an electromagnetic glitch fault injection on a microcontroller has been proposed yet. The aim of this paper is twofold: providing a more in-depth study of the effects of electromagnetic glitch fault injection on a state-of-the-art microcontroller and building an associated register-transfer level fault model.
Keywords : fault attack fault model electromagnetic glitch timing fault microcontroller
Document type :
Conference papers
Complete list of metadatas
https://hal-emse.ccsd.cnrs.fr/emse-00871218
Contributor : Nicolas Moro <>
Submitted on : Tuesday, February 25, 2014 - 5:18:36 PM
Last modification on : Tuesday, May 14, 2019 - 11:05:17 AM
Long-term archiving on : Sunday, April 9, 2017 - 6:15:31 PM

Files

FDTC_2013_HAL.pdf
Files produced by the author(s)

Identifiers

Collections

CEA | LIP6 | UPMC | SAS-ENSMSE | EMSE | CMP-ENSMSE | INSTITUT-TELECOM | DRT | LETI | SORBONNE-UNIVERSITE | CEA-GRE | SU-SCIENCES

Citation

Nicolas Moro, Amine Dehbaoui, Karine Heydemann, Bruno Robisson, Emmanuelle Encrenaz. Electromagnetic fault injection: towards a fault model on a 32-bit microcontroller. 10th workshop on Fault Diagnosis and Tolerance in Cryptography - FDTC 2013, Aug 2013, Santa-Barbara, United States. pp.77-88, ⟨10.1109/FDTC.2013.9⟩. ⟨emse-00871218v2⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

769

Files downloads

867

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD