Skip to Main content Skip to Navigation
Conference papers

An Approach Combining Simulation and Verification for SysML using SystemC and Uppaal

Abstract : Ensuring the correction of heterogeneous and complex systems is an essential stage in the process of engineering systems. In this paper we propose a methodology to verify and validate complex systems specified with SysML language using a combination of the two techniques of simulation and verification. We translate SysML specifications into SystemC models to validate the designed systems by simulation, then we propose to verify the derived SystemC models by using the Uppaal model checker. A case study is presented to demonstrate the effectiveness of our approach.
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-01234020
Contributor : Jean-Michel Caricand Connect in order to contact the contributor
Submitted on : Thursday, November 26, 2015 - 9:57:01 AM
Last modification on : Thursday, January 13, 2022 - 12:00:20 PM
Long-term archiving on: : Saturday, April 29, 2017 - 12:20:41 AM

File

ahmt14:onp-author.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01234020, version 1

Citation

Abbas Abdulhameed, Ahmed Hammad, Hassan Mountassir, Bruno Tatibouët. An Approach Combining Simulation and Verification for SysML using SystemC and Uppaal. CAL 2014, 8ème conférence francophone sur les architectures logicielles, 2014, Paris, France. 9 p. ⟨hal-01234020⟩

Share

Metrics

Record views

144

Files downloads

206