Predictable composition of memory accesses on many-core processors

Abstract : The use of many-core COTS processors in safety critical embedded systems is a challenging research topic. The predictable execution of several applications on those processors is not possible without a precise analysis and mitigation of the possible sources of interference. In this paper, we identify the external DDR-SDRAM and the Network on Chip to be the main bottlenecks for both average performance and predictability in such platforms. As DDR-SDRAM memories are intrinsically stateful, the naive calculation of the Worst-Case Execution Times (WCETs) of tasks involves a significantly pessimistic upper-bounding of the memory access latencies. Moreover, the worst-case end-to-end delays of wormhole switched networks cannot be bounded without strong assumptions on the system model because of the possibility of deadlock. We provide an analysis of each potential source of interference and we give recommendations in order to build viable execution models enabling efficient composable computation of worst-case end-to-end memory access latencies compared to the naive worst-case-everywhere approach.
Type de document :
Communication dans un congrès
8th European Congress on Embedded Real Time Software and Systems (ERTS 2016), Jan 2016, TOULOUSE, France. 〈http://www.erts2016.org/〉
Liste complète des métadonnées

Littérature citée [21 références]  Voir  Masquer  Télécharger

https://hal.archives-ouvertes.fr/hal-01256000
Contributeur : Marc Boyer <>
Soumis le : jeudi 14 janvier 2016 - 11:18:30
Dernière modification le : jeudi 15 novembre 2018 - 08:38:02
Document(s) archivé(s) le : samedi 16 avril 2016 - 10:24:33

Fichier

paper_40.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01256000, version 1

Collections

Citation

Quentin Perret, Pascal Maurère, Éric Noulard, Claire Pagetti, Pascal Sainrat, et al.. Predictable composition of memory accesses on many-core processors. 8th European Congress on Embedded Real Time Software and Systems (ERTS 2016), Jan 2016, TOULOUSE, France. 〈http://www.erts2016.org/〉. 〈hal-01256000〉

Partager

Métriques

Consultations de la notice

515

Téléchargements de fichiers

303