1076 articles – 553 Notices  [english version]
 HAL : hal-00320425, version 2
 DOI : 10.1109/FPL.2008.4629925
 International Conference on Field Programmable Logic and Applications, Heidelberg : Allemagne (2008)
 Versions disponibles : v1 (10-09-2008) v2 (01-03-2009)
 Area Optimization of Cryptographic Co-Processors Implemented in Dual-Rail with Precharge Positive Logic
 (08/09/2008)
 Field programmable gate arrays (FPGAs) become very popular for embedded cryptographic operations. In order to resist side-channel attacks, FPGAs must implement reasoned countermeasures. The most efficient way to mitigate attacks is to adopt a gate-level protection. Two secure gates families exist: those that hide'' and those that mask'' side-channel leakage. In this article, we detail methods to reduce the size of wave dynamic differential logic (WDDL) implementations. These circuits are designed to hide any physical leak by ensuring a data-independent activity. This study is meant to be generic, and thus applies to any $4 \to 1$ LUT-based FPGAs. Further optimizations can be reached by taking advantage of some FPGAs proprietary features. Our solutions include RTL code modification, synthesizer usage (potentially in a re-entrant way), and ad hoc mapping. For the first time, we point out how sequential parts (e.g. registers) of the design can participate to the overall area savings. Also, we show that linear parts of algorithms can be delegated to a synthesizer, but that non-linear parts are better off to be handled with heuristics. We present a 23% area gain over the state-of-the-art as for the positive WDDL triple-DES symmetric encryption algorithm.
 1 : Laboratoire Traitement et Communication de l'Information [Paris] (LTCI) Télécom ParisTech – CNRS : UMR5141
 Domaine : Informatique/Cryptographie et sécurité
 Mots Clés : FPGA security – cryptographic applications – side-channel attacks mitigation – power-constant logic – positive dual-rail with precharge logic – synthesis optimization
Liste des fichiers attachés à ce document :
 PDF
 fpl08.pdf(181.1 KB)
 hal-00320425, version 2 http://hal.archives-ouvertes.fr/hal-00320425 oai:hal.archives-ouvertes.fr:hal-00320425 Contributeur : Sylvain Guilley <> Soumis le : Dimanche 1 Mars 2009, 18:19:41 Dernière modification le : Dimanche 1 Mars 2009, 19:57:03