 |
Parallélisme, Réseaux, Systèmes d'information, Modélisation |  |
|
Parallélisme, Réseaux, Systèmes d'information, Modélisation | |
| HAL : hal-00677030, version 1 |
| DOI : 10.1109/LATW.2011.5985916 |
| Fiche détaillée |  Récupérer au format |
 |
| 12th Latin-American Test Workshop (LATW'11), , Brazil, March 27-30, Porto de Galinhas : Brésil (2011) |
|
|
|
|
| Robustness with respect to SEUs of a self-converging algorithm |
|
|
| R. Velazco 1G. Foucard 1 |
|
|
| (2011) |
|
|
|
| Self-convergence is a property of distributed systems, allowing a system, when it was perturbed or badly initialised, to recover a correct operation in a finite number of calculation steps. In this paper is explored the intrinsic robustness of a self converging algorithm with respect to soft errors resulting from SEU (Single Event Upset) phenomena. This study was performed by fault injection using a devoted test platform. A self-converging benchmark program was executed by a LEON3 processor implemented in an FPGA. The low number of observed errors puts in evidence the fault tolerance of the tested algorithm. |
|
|
|
|
|
|
|
|
|
|
|
| 1 : | Techniques of Informatics and Microelectronics for integrated systems Architecture (TIMA) |
|
|
|
CNRS : UMR5159 – Université Joseph Fourier - Grenoble I – Institut National Polytechnique de Grenoble (INPG) |
|
|
| 2 : | Parallélisme, Réseaux, Systèmes d'information, Modélisation (PRISM) |
|
|
|
CNRS : UMR8144 – Université de Versailles Saint-Quentin-en-Yvelines |
|
|
|
|
|
|
|
|
|
| Domaine | : | Sciences de l'ingénieur/Micro et nanotechnologies/Microélectronique |
|
|
| microprocessor-chips – fault tolerance |
|
| hal-00677030, version 1 | |
| http://hal.archives-ouvertes.fr/hal-00677030 | |
| oai:hal.archives-ouvertes.fr:hal-00677030 | |
| Contributeur : Lucie Torella | |
| Soumis le : Mercredi 7 Mars 2012, 09:44:07 | |
| Dernière modification le : Mercredi 7 Mars 2012, 09:44:07 | |
